DP83902AVLC datasheet(60/70 Pages) NSC

부품명	DP83902AVLC

상세설명	ST-NICTM Serial Network Interface Controller for Twisted Pair

PDF	70 Pages

Scroll/Zoom	100%

제조업체	NSC [National Semiconductor (TI)]

홈페이지	http://www.national.com

Logo

60 / 70 page

150 Switching Characteristics AC Specs DP83902A Note All Timing is Preliminary (Continued)

Wait State Insertion

TLF11157 – 41

Symbol

Parameter

Min

Max

Units

ews

External Wait Setup to T3 0Clock (Note 1)

ewr

External Wait Release Time (Note 1)

Note 1

The addition of wait states affects the count of deserialized bytes and is limited to a number of bus clock cycles depending on the bus clock and network

rates The allowable wait states are found in the table below (Assumes 10 Mbitsec data rate)

BSCK (MHz)

Max

of Wait States

Byte Transfer

Word Transfer

Table assumes 10 MHz network clock

The number of allowable wait states in byte mode can be

calculated using

W(byte mode) e

8tnw

45 tbsck

Number of Wait States

tnw

Network Clock Period

tbsck

BSCK Period

The number of allowable wait states in word mode can be

calculated using

W(word mode) e

5tnw

2 tbsck

DP83902AVLC 데이터시트(PDF) 60 Page - National Semiconductor (TI)

DP83902AVLC 데이터시트(HTML) 60 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

데이터시트 다운로드

링크 URL