DP83916 datasheet(76/96 Pages) NSC

76 / 96 page

70 AC and DC Specifications (Continued)

MEMORY WRITE BMODE e 0 ASYNCHRONOUS MODE

TLF11722 – 63

Number

Parameter

20 MHz

Units

Min

Max

BSCK to Address Valid

T10

Address Hold Time from BSCK

T11b

BSCK to ADS DS ECS Low

T12b

BSCK to ADS ECS High

T13

BSCK to DS High

T15

ADS High Width (Note 2)

bcyc b 5ns

T18

Write Data Strobe Low Width (Notes 2 4)

bcyc b 5ns

T32a

Ready Asynch Setup to BSCK (Note 3)

T33a

Ready Asynch Hold from BSCK

T36

BSCK to Memory Write Data Valid

T37

BSCK to MWR (Write) Valid (Note 1)

T39

Write Data Valid to

bcyc b 40

Data Strobe Low (Note 2)

T40

Write Data Hold Time from BSCK

Note 1

For successive read operations MWR remains low and for successive write operations MWR remains high During RBA and TBA transfers the MWR

signal will stay either high or low for the entire burst of the transfer During RDA and TDA transfers the MWR signal will switch on the rising edge of a Ti (idle) state

that is inserted between the read and the write operation

Note 2

bcyc e bus clock cycle time (T3)

Note 3

This setup time assures that the SONIC-16 terminates the memory cycle on the next bus clock (BSCK) RDYi does not need to be synchronized to the bus

clock though since it is an asynchronous input in this case RDYi is sampled during the falling edge of BSCK If the SONIC-16 samples RDYi low during the T1

cycle the SONIC-16 will finish the current access in a total of two bus clocks instead of three which would be the case if RDYi had been sampled low during

T2(wait) (This is assuming that programmable wait states are set to 0)

Note 4

DS will only be asserted if the bus cycle has at least one wait state inserted

DP83916 데이터시트(PDF) 76 Page - National Semiconductor (TI)

DP83916 데이터시트(HTML) 76 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

데이터시트 다운로드

링크 URL