DP83916 datasheet(82/96 Pages) NSC

82 / 96 page

70 AC and DC Specifications (Continued)

BUS REQUEST TIMING BMODE e 0

TLF11722 – 69

Number

Parameter

20 MHz

Units

Min

Max

T43

BSCK to HOLD High (Note 2)

T44

BSCK to HOLD Low (Note 2)

T45

HLDA Asynchronous Setup Time to BSCK

T46

HLDA Deassert Setup Time (Note 1)

T51

BSCK to Address ADS MWR DS ECS

USRk10l and EXUSRk30lTRI-STATE

(Note 4)

T52

BSCK to Data TRI-STATE (Note 4)

T53

BSCK to USRk10l Valid

T55

BSCK to Bus Status

Idle to Non-Idle

T55a

BSCK to Bus Status

Non-Idle to Idle (Note 3)

T55b

Sk20l Hold from BSCK

Note 1

A block transfer by the SONIC-16 can be pre-empted from the bus by deasserting HLDA provided HLDA is asserted T46 before the rising edge of the last

T2 in the current access

Note 2

The assertion edge for HOLD is dependent upon the PH bit in the DCR2 The default situation is shown wih a solid line in the timing diagram T43 and T44

apply for both modes Also if HLDA is asserted when the SONIC-16 wants to acquire the bus HOLD will not be asserted until HLDA has been deasserted first

Note 3

Sk20l will indicate IDLE at the end of T2 if the last operation is a read operation or at the end of Th if the last operation is a write operation

Note 4

This timing value includes an RC delay inherent in the test measurement These signals typically TRI-STATE 7 ns earlier enabling other devices to drive

these lines without contention

Note 5

For specific timings on these signals (driven by the SONIC-16) see the memory read and memory write timing diagrams on previous pages

DP83916 데이터시트(PDF) 82 Page - National Semiconductor (TI)

DP83916 데이터시트(HTML) 82 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

데이터시트 다운로드

링크 URL