Ideal Sampling Position

(1UI)

Sampling

Window

Ideal Data Bit

End

Ideal Data Bit

Beginning

RxIN_TOL -L

2

( )

RxIN_TOL -R

Data Valid

Before RCLK

Data Valid

After RCLK

ROUT [7:0]

Data Valid

Before RCLK

Data Valid

After RCLK

ROUT [15:8], LOCK

Data Valid

Before RCLK

Data Valid

After RCLK

ROUT [23:16]

RCLK

(group 1)

(group 1)

(group 2)

(group 2)

1/2 UI

1/2 UI

(group 3)

(group 3)

1/2 UI

1/2 UI

DS99R101, DS99R102

www.ti.com

SNLS240D – MARCH 2007 – REVISED APRIL 2013

Figure 15. Deserializer Setup and Hold Times

RxIN_TOL_L is the ideal noise margin on the left of the figure, with respect to ideal.

RxIN_TOL_R is the ideal noise margin on the right of the figure, with respect to ideal.

Figure 16. Receiver Input Tolerance (RxIN_TOL) and Sampling Window

Copyright © 2007–2013, Texas Instruments Incorporated

Submit Documentation Feedback

11

Product Folder Links: DS99R101 DS99R102