| 전자부품 데이터시트 검색엔진 |
|
DP8459 데이터시트(PDF) 11 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP8459 데이터시트(HTML) 11 Page - National Semiconductor (TI) |
|
11 / 35 page ![]() FIGURE 8. Capture of Early-Shifted ENCODED READ DATA Pulse FIGURE 9. Capture of Late-Shifted ENCODED READ DATA Pulse DELAY LINE The DP8459 employs an internal silicon delay line to establish synchronization window alignment. The delay is nominally equivalent to one half of the period of the REFERENCE CLOCK waveform, and is variable in fine increments via the Control Register in order to achieve the window strobe function. The Timing Extractor circuitry derives realtive timing information soley from the REFERENCE CLOCK signal and regulates the magnitude of the delay within the Delay Line. TL/F/9322-13 TL/F/9322-14 http:\\www.national.com 11 PrintDate=1996/07/31 PrintTime=11:05:49 ds009322 Rev. No. 1 Proof 11 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |