전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LP3950SL/NOPB 데이터시트(PDF) 24 Page - Texas Instruments

Click here to check the latest version.
부품명 LP3950SL/NOPB
상세설명  Color LED Driver with Audio Synchronizer
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

LP3950SL/NOPB 데이터시트(HTML) 24 Page - Texas Instruments

Back Button LP3950SL/NOPB Datasheet HTML 20Page - Texas Instruments LP3950SL/NOPB Datasheet HTML 21Page - Texas Instruments LP3950SL/NOPB Datasheet HTML 22Page - Texas Instruments LP3950SL/NOPB Datasheet HTML 23Page - Texas Instruments LP3950SL/NOPB Datasheet HTML 24Page - Texas Instruments LP3950SL/NOPB Datasheet HTML 25Page - Texas Instruments LP3950SL/NOPB Datasheet HTML 26Page - Texas Instruments LP3950SL/NOPB Datasheet HTML 27Page - Texas Instruments LP3950SL/NOPB Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 38 page
background image
LP3950
SNVS331C – NOVEMBER 2004 – REVISED APRIL 2013
www.ti.com
The digitized input signal has a DC component that is removed by the digital DC REMOVER (-3 dB @ 400 Hz).
The automatic GAIN CONTROL adjusts the input signal to suitable range automatically. User can disable AGC
and the gain can be set manually with PROGRAMMABLE GAIN. The LP3950 has two audio synchronization
modes: amplitude and frequency. For amplitude based synchronization the PEAK DETECTION method is used.
For frequency based synchronization the three-way crossover FILTER separates high pass, low pass and band
pass signals. For both modes, a predefined lookup table (LUT) is used to match the audio visual effect. The
MODE SELECTOR selects the synchronization mode. Reaction speed can be selected using INTEGRATOR
speed variables. Finally PWM GENERATOR sets the driver FETs duty cycles.
Table 4. Audio Synchronization Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Zin
Input Impedance of AD1, AD2, ASE pins
200
500
k
Ω
AIN_SINGLE
Audio Input Level Range (peak-to-peak),
0.1
VDDA −0.1
V
Single Ended Audio
AIN_DIFF
Audio Input Level Range (peak-to-peak),
0.1
VDDA −0.1
V
Differential Audio
f3 dB
Crossover Frequencies (
−3 dB)
Narrow Frequency Response
Low Pass
0.5
Band Pass
1.0 and 1.5
High Pass
2.0
kHz
Wide Frequency Response
Low Pass
1.0
Band Pass
2.0 and 3.0
High Pass
4.0
CONTROL OF AUDIO SYNCHRONIZATION
The following table describes the controls required for audio synchronization. Note that these controls are
functional when using serial interface (I2C or SPI) for device control. Also LP3950 audio synchronization
functionality is illustrated in Figure 27.
Table 5. Audio Synchronization Control
EN_SYNC
Audio synchronization enabled. Set EN_SYNC = 1 to enable audio synchronization or 0 to disable.
SYNC_MODE
Synchronization mode selector. Set SYNC_MODE = 0 for amplitude synchronization. Set SYNC_MODE
= 1 for frequency synchronization.
MODE_CTRL[1:0]
See below: Mode control
EN_AGC
Automatic gain control. Set EN_AGC = 1 to enable automatic control or 0 to disable. When EN_AGC is
disabled, the audio input signal gain value is defined by GAIN_SEL.
GAIN_SEL[2:0]
Input signal gain control. Gain has a range from 0 dB to 21 dB with 3 dB steps:
[000] ... 0 dB
[011] ... 9 dB
[110] ... 18 dB
[001] ... 3 dB
[100] ... 12 dB
[111] ... 21 dB
[010] ... 6 dB
[101] ... 15 dB
INPUT_SEL[1:0]
[00] ... Single ended input signal, ASE.
[01] ... Differential input signal, AD1 and AD2.
[10] ... Stereo input or single ended and differential input signal.
Note: Sum of input signals divided by 2.
[11] ... No input
Please see Figure 24 for wiring.
SPEED_CTRL[1:0]
Control for speed of the mapping. Sets the reaction speed (or "sampling rate") for the audio input signal:
[00] ... FASTEST
[01] ... FAST
[10] ... MEDIUM
[11] ... SLOW
In the amplitude mode fMAX = 3.8 Hz, in the frequency mode fMAX = 7.6 Hz.
24
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LP3950



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com