R/W

S

Slave Address

(7 bits)

'0' A

A

Control Register Add.

(8 bits)

From Slave to Master

From Master to Slave

Slave Address

(7 bits)

A

Sr

'1'

R/W

Data transferred, byte +

Ack/NAck

Register Data

(8 bits)

P

A - ACKNOWLEDGE (SDA Low)

S - START CONDITION

P - STOP CONDITION

NA - ACKNOWLEDGE (SDA High)

Sr - REPEATED START CONDITION

Direction of the transfer

will change at this point

NA

A/

R/W

S

Slave Address

(7 bits)

'0' A

A

A P

Control Register Add.

(8 bits)

(8 bits)

Register Data

Data transferred, byte +

Ack

A - ACKNOWLEDGE (SDA Low)

S - START CONDITION

P - STOP CONDITION

From Slave to Master

From Master to Slave

LP8727

SNVS898A – OCTOBER 2012 – REVISED MAY 2013

www.ti.com

•

Slave sends acknowledge signal if the slave address is correct.

•

Slave sends data byte from addressed register.

•

If the master device sends acknowledge signal, the control register address will be incremented by one. Slave

device sends data byte from addressed register.

•

Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop

condition.

Address Mode

Data Read

<Start Condition>

<Slave Address><r/w = ‘0’>[Ack]

<Register Addr.>[Ack]

<Repeated Start Condition>

<Slave Address><r/w = ‘1’>[Ack]

[Register Data]<Ack or NAck>

… additional reads from subsequent register address possible

<Stop Condition>

Data Write

<Start Condition>

<Slave Address><r/w = ‘0’>[Ack]

<Register Addr.>[Ack]

<Register Data>[Ack]

… additional writes to subsequent register address possible

<Stop Condition>

< > Data from master

[ ] Data from slave

REGISTER READ AND WRITE DETAIL

Figure 17. Register Write Format

Figure 18. Register Read Format

26

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated

Product Folder Links: LP8727