UCD3138128APFC datasheet(53/83 Pages) TI1

53 / 83 page

Start of Period

Period Counter

Start of Period

Period

DPWM Output A

Cycle Adjust A (High Resolution)

Filter Duty (High Resolution)

Event 1

To Other

Modules

Filter controlled edge

Event 3 (High Resolution)

Cycle Adjust B (High Resolution)

Filter Duty (High Resolution)

DPWM Output B

Blanking B Begin

Blanking B End

Phase Trigger

Sample Trigger 2

To Other

Modules

Sample Trigger 1

Blanking A Begin

Blanking A End

DTC Adjustment

Adaptive Sample Trigger B

Adaptive Sample Trigger A

UCD3138128A

www.ti.com

SLUSC99 – JULY 2016

Product Folder Links: UCD3138128A

Submit Documentation Feedback

Device Functional Modes (continued)

9.4.1.2 DPWM Multiple Output Mode

Multi mode is used for systems where each phase has only one driver signal. It enables each DPWM peripheral

to drive two phases with the same pulse width, but with a time offset between the phases, and with different

cycle adjusts for each phase.

The diagram for Multi-Mode is shown in Figure 36.

Event 2 and Event 4 are not relevant in Multi mode.

DPWMB can cross over the period boundary safely, and still have the proper pulse width, so full 100% pulse

width operation is possible. DPWMA cannot cross over the period boundary.

Since the rising edge on DPWM B is also fixed, Blanking B-Begin and Blanking B-End can be used for blanking

this rising edge.

Cycle Adjust B is usable on DPWM B.

Events which change with DPWM mode:

•

DPWM A Rising Edge = Event 1

•

DPWM A Falling Edge = Event 1 + Filter Duty + Cycle Adjust A + DTC Adjustment

•

Adaptive Sample Trigger A = Event 1 + Filter Duty + Adaptive Sample Register or

•

Adaptive Sample Trigger B = Event 1 + Filter Duty/2 + Adaptive Sample Register

•

DPWM B Rising Edge = Event 3

•

DPWM B Falling Edge = Event 3 + Filter Duty + Cycle Adjust B + DTC Adjustment

•

Phase Trigger = Phase Trigger Register value or Filter Duty

Events always set by their registers, regardless of mode:

•

Sample Trigger 1, Sample Trigger 2, Blanking A Begin, Blanking A End, Blanking B

•

Begin, Blanking B End

Figure 36. Multi Mode Closed Loop

UCD3138128APFC 데이터시트(PDF) 53 Page - Texas Instruments

UCD3138128APFC 데이터시트(HTML) 53 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

데이터시트 다운로드

링크 URL