 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
CDC5801 데이터시트(PDF) 9 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CDC5801 데이터시트(HTML) 9 Page - Texas Instruments |
|
|
9 / 16 page  CDC5801 LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE DELAY AND PHASE ALIGNMENT SCAS682A – OCTOBER 2002 9 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 jitter specification over recommended operating free-air temperature range and VCC (unless otherwise noted) (continued) PARAMETER CLKOUT TEST CONDITIONS MIN TYP† MAX UNIT t(jitter) (Multiplication with phase alignment and programmable delay features selected. See Figure 2.) 500 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Phase jitter (accumulated, 12 kHz to 20 MHz) Phase jitter (accumulated, 50 kHz to 80 MHz) Cycle-to-cycle (+) Cycle-to-cycle (–) 2.9 24 9 9 20 20 ps MULT0:1 = 11 (Divider 12.5 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Cycle-to-cycle (+) Cycle-to-cycle (–) 12.0 75 55 55 ps (Divider ratio = 4) 15.5 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Cycle-to-cycle (+) Cycle-to-cycle (–) 8.0 50 38 38 ps t(jitter) (Di id d ith MULT0:1 = 10 (Divider 25.0 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Cycle-to-cycle (+) Cycle-to-cycle (–) 7.5 50 35 35 ps (j ) (Divider mode with phase aligner not active: DLYCTRL =LEADLAG = 0 or 1. See Figure 2.) (Divider ratio = 3) 31.0 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Cycle-to-cycle (+) Cycle-to-cycle (–) 5.5 30 23 23 ps MULT0:1 = 00 (Divider 50.0 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Phase jitter (accumulated, 12 kHz to 20 MHz) Cycle-to-cycle (+) Cycle-to-cycle (–) 8.0 40 12 30 30 ps (Divider ratio = 2) 62.5 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Phase jitter (accumulated, 12 kHz to 20 MHz) Cycle-to-cycle (+) Cycle-to-cycle (–) 5.5 28 9 24 24 ps MULT0:1 = 11 (Divider 12.5 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Cycle-to-cycle (+) Cycle-to-cycle (–) 12.5 80 55 55 ps t(jitter) (Divider mode with phase alignment and (Divider ratio = 4) 15.5 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Cycle-to-cycle (+) Cycle-to-cycle (–) 8.5 55 38 38 ps hase alignment and programmable delay features selected. See Figure 2.) MULT0:1 = 10 (Divider 25.0 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Cycle-to-cycle (+) Cycle-to-cycle (–) 10.0 60 35 35 ps (Divider ratio = 3) 31.0 MHz Period RMS (1 Σ jitter, full frequency band) Period p-p Cycle-to-cycle (+) Cycle-to-cycle (–) 7.0 40 23 23 ps |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
