| 전자부품 데이터시트 검색엔진 |
|
AP0100CS 데이터시트(PDF) 62 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AP0100CS 데이터시트(HTML) 62 Page - ON Semiconductor |
|
62 / 73 page ![]() AP0100CS HDR: Image Signal Processor (ISP) Usage Modes AP0100CS/D Rev. 6, Pub. 1/16 EN 62 ©Semiconductor Components Industries, LLC,2016. Figure 43: Frame_Sync (Interlaced Operation) Diagram Offset Error OER ±1 % FS For differental output only Gain Error DGER ±2 % FS Absolute Gain Error GER ±5 % FS Table 37: Frame_Sync (Interlaced Operation) Parameters Parameter Name Conditions Min Typ Max Unit T_FRAME_SYNC T_FRAME_SYNC 3 EXTCLK cycles T_RESYNC T_RESYNC NTSC 100 ms T_RESYNC T_RESYNC PAL 120 ms Table 36: Video DAC Electrical Characteristics Default Setup Conditions: fEXTCLK= 27 MHz, VDDIO_H = VDD_OTPM = 2.8V, VDD_REG = VDDIO_S = 1.8V, VDDA_DAC=3.3V, VDD_DAC=1.2V; TA = 25°C unless otherwise stated Parameter Symbol Min Typ Max Unit Comments |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |