ASX340CS datasheet(50/74 Pages) ONSEMI

50 / 74 page

ASX340CS_DS Rev. F Pub. 6/15 EN

©Semiconductor Components Industries, LLC, 2015.

ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image Sensor

Modes and Timing

Reset and Clocks

Reset

Power-up reset is asserted or de-asserted with the RESET_BAR pin, which is active LOW.

In the reset state, all control registers are set to default values. See “Device Configura-

tion” on page 21 for more details on Auto, Host, and Flash configurations.

Soft reset is asserted or de-asserted by the two-wire serial interface program. In soft-

reset mode, the two-wire serial interface and the register bus are still running. All control

registers are reset using default values.

Clocks

The ASX340CS has two primary clocks:

• A master clock coming from the EXTCLK signal.

• In default mode, a pixel clock (PIXCLK) running at 2 * EXTCLK. In raw Bayer bypass

mode, PIXCLK runs at the same frequency as EXTCLK.

When the ASX340CS operates in sensor stand-alone mode, the image flow pipeline

clocks can be shut off to conserve power.

The sensor core is a master in the system. The sensor core frame rate defines the overall

image flow pipeline frame rate. Horizontal blanking and vertical blanking are influenced

by the sensor configuration, and are also a function of certain image flow pipeline func-

tions. The relationship of the primary clocks is depicted in Figure 32.

The image flow pipeline typically generates up to 16 bits per pixel—for example, YCbCr

or 565RGB—but has only an 8-bit port through which to communicate this pixel data.

To generate NTSC or PAL format images, the sensor core requires a 27 MHz clock.

Figure 32:

Primary Clock Relationships

10 bits/pixel

1 pixel/clock

16 bits/pixel

1 pixel/clock

16 bits/pixel (TYP)

0.5 pixel/clock

Colorpipe

Output Interface

Sensor

Pixel Clock

Sensor

Master Clock

EXTCLK

Sensor Core

ASX340CS 데이터시트(PDF) 50 Page - ON Semiconductor

ASX340CS 데이터시트(HTML) 50 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

데이터시트 다운로드

링크 URL