| 전자부품 데이터시트 검색엔진 |
|
TLE8718SA 데이터시트(PDF) 9 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE8718SA 데이터시트(HTML) 9 Page - Infineon Technologies AG |
|
9 / 82 page ![]() TLE 8718 SA Pin Configuration Data Sheet 9 Rev. 1.1, 2012-07-31 3.2 Pin Definitions and Functions Pin Symbol Function 1, 2 OUT11) Drain Connection of Power stage. Short circuit proof Individually protected against overtemperature diagnostic functions control via MSC Clamping of the output voltage by zener diodes 36 OUT2 17, 18 OUT32) 19 OUT4 3OUT5 35 OUT6 16 OUT7 20 OUT8 4OUT9 34 OUT10 15 OUT11 21 OUT12 5OUT13 33 OUT14 14 OUT15 22 OUT16 6OUT17 32 OUT18 9 DIS5_10 Disable pin for OUT5...OUT10 (low level disables OUT5...OUT10 after filtering time ( t DIS5_10) has expired). The thresholds are defined in Chapter 7 (active low, internal pull-up) 7 DELAYIN DELAYIN input (internal pull-down, active low): Disable pin for DELAYOUT after the configurable filtering time ( t DELAYIN) has expired and Reset pin for OUT15 and OUT16. The thresholds are defined in Chapter 7. 8 DELAYOUT Open drain output generating active low level if DELAYIN is low level (below VDELAYIN_L) and tDELYAIN has expired, input ABE disables stages or VDD monitoring has detected a supply voltage failure. See Chapter 7. 11 ABE Bidirectional pin (active low). Indicates VDD overvoltage and undervoltage condition by pulling ABE-pin low. If forced to low from externally all stages are turned off. 12 GNDABE Sense ground. Reference ground for V DD monitoring only. Connect this pin to ground. 13 VDD Supply voltage 5V 24 SDO MSC interface. Upstream data, open drain output 25 SSY MSC interface. Chip select and synchronization strobe. 26 SIP MSC interface. Downstream data positive for differential interface 27 SIN MSC interface. Downstream data negative for differential interface 28 SI MSC interface optional downstream data input for single ended interface 29 FCLP MSC interface. Clock positive for differential interface 30 FCLN MSC interface. Clock negative for differential interface 31 FCL MSC interface optional clock input for single ended interface |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |