전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CS8415A-CS 데이터시트(PDF) 19 Page - Cirrus Logic

부품명 CS8415A-CS
상세설명  96 kHz DIGITAL AUDIO INTERFACE RECEIVER
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8415A-CS 데이터시트(HTML) 19 Page - Cirrus Logic

Back Button CS8415A-CS Datasheet HTML 15Page - Cirrus Logic CS8415A-CS Datasheet HTML 16Page - Cirrus Logic CS8415A-CS Datasheet HTML 17Page - Cirrus Logic CS8415A-CS Datasheet HTML 18Page - Cirrus Logic CS8415A-CS Datasheet HTML 19Page - Cirrus Logic CS8415A-CS Datasheet HTML 20Page - Cirrus Logic CS8415A-CS Datasheet HTML 21Page - Cirrus Logic CS8415A-CS Datasheet HTML 22Page - Cirrus Logic CS8415A-CS Datasheet HTML 23Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 42 page
background image
CS8415A
19
7. CONTROL PORT REGISTER SUMMARY
7.1
Memory Address Pointer (MAP)
INCR - Auto Increment Address Control Bit
Default = ‘0’
0 - Disabled
1 - Enabled
MAP6:MAP0 - Register address
Note:
Reserved registers must not be written to during normal operation. Some reserved registers are used for
test modes, which can completely alter the normal operation of the CS8415A.
Addr
(HEX)
Function
7
6
5
4
3
2
1
0
01
Control 1
SWCLK
0
MUTESAO
0
0
INT1
INT0
0
02
Control 2
0
HOLD1
HOLD0
RMCKF
MMR
MUX2
MUX1
MUX0
04
Clock Source Control
0
RUN
0
0
0
0
0
1
06
Serial Output Format
SOMS
SOSF
SORES1
SORES0
SOJUST
SODEL
SOSPOL
SOLRPOL
07
Interrupt 1 Status
0
OSLIP
0
0
0
DETC
0
RERR
08
Interrupt 2 Status
0
0
0
0
DETU
0
QCH
0
09
Interrupt 1 Mask
0
OSLIPM
0
0
0
DETCM
0
RERRM
0A
Interrupt 1 Mode (MSB)
0
OSLIP1
0
0
0
DETC1
0
RERR1
0B
Interrupt 1 Mode (LSB)
0
OSLIP0
0
0
0
DETC0
0
RERR0
0C
Interrupt 2 Mask
0
0
0
0
DETUM
0
QCHM
0
0D
Interrupt 2 Mode (MSB)
0
0
0
0
DETU1
0
QCH1
0
0E
Interrupt 2 Mode (LSB)
0
0
0
0
DETU0
0
QCH0
0
0F
Receiver CS Data
AUX3
AUX2
AUX1
AUX0
PRO
AUDIO
COPY
ORIG
10
Receiver Errors
0
QCRC
CCRC
UNLOCK
V
CONF
BIP
PAR
11
Receiver Error Mask
0
QCRCM
CCRCM
UNLOCKM
VM
CONFM
BIPM
PARM
12
CS Data Buffer Control
0
0
BSEL
CBMR
DETCI
0
CAM
CHS
13
U Data Buffer Control
0
0
0
0
0
0
DETUI
0
14-1D
Q sub-code Data
1E
OMCK/RMCK Ratio
ORR7
ORR6
ORR5
ORR4
ORR3
ORR2
ORR1
ORR0
20-37
C or U Data Buffer
7F
ID and Version
ID3
ID2
ID1
ID0
VER3
VER2
VER1
VER0
Table 1. Control Register Map Summary
7
6
5
4
32
10
INCR
MAP6
MAP5
MAP4
MAP3
MAP2
MAP1
MAP0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com