| 전자부품 데이터시트 검색엔진 |
|
CS8415A-CS 데이터시트(PDF) 42 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8415A-CS 데이터시트(HTML) 42 Page - Cirrus Logic |
|
42 / 42 page ![]() CS8415A 42 16.2.4 Component Value Selection The external PLL component values are listed in Table 4. 16.2.5 Jitter Attenuation Shown in Figure 19 is the jitter attenuation plot when used with the 36-96kHz PLL component val- ues. The AES3 and IEC60958-4 specifications state a maximum of 2dB jitter gain or peaking. Fs Range RFILT (kΩ)CFILT (µF) CRIP (nF) PLL Lock Time (ms) 8 - 96 0.909 1.8 33 56 32 - 96 3.0 0.047 2.2 60 Table 4. External PLL Component Values Figure 19. Jitter Attenuation Characteristics of PLL with Fs=32 to 96 kHz Filter Components 10 −1 10 0 10 1 10 2 10 3 10 4 10 5 −20 −15 −10 −5 0 5 Jitter Frequency (Hz) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |