| 전자부품 데이터시트 검색엔진 |
|
PC87310 데이터시트(PDF) 40 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87310 데이터시트(HTML) 40 Page - National Semiconductor (TI) |
|
40 / 52 page ![]() 40 Functional Description (Continued) 47 GAME PORT 471 PC87310 Interface to the AT Game Port To interface with the game port all that is required is the logic shown in Figure 8 and the qualification of the read and write signals Since the PC87310 provides the game port chip select (GPEN pin 18) the game read and game write signals can be easily qualified by gating GPEN with IOR and IOW A typical game port circuit is shown below (The game port is implemented by using a 74LS244 buffer NE558 Quad Timer and some resistors and capacitors) 472 PC87310 Interface to the XT Game Port This interface is essentially the same as for the AT except that the game port read and write signals are qualified on the PC87310 These qualified read and write signals are provided from the PC87310 via the GRD and GWR signals directly This eliminates the need for 2 OR gates in the ex- ternal game port logic TLC10591 – 19 FIGURE 8 AT Game Port 40 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |