| 전자부품 데이터시트 검색엔진 |
|
MCP19124-E/MJ 데이터시트(PDF) 92 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP19124-E/MJ 데이터시트(HTML) 92 Page - Microchip Technology |
|
92 / 236 page ![]() MCP19124/5 DS20005619A-page 92 2016 Microchip Technology Inc. FIGURE 13-1: INTERRUPT LOGIC FIGURE 13-2: INT PIN INTERRUPT TIMING TMR1IF TMR1IE SSPIF SSPIE IOCF IOCE INTF INTE GIE PEIE Wake-Up (if in Sleep mode) Interrupt to CPU PEIF ADIF ADIE CDSIF CDSIE OTIF OTIE OVIF OVIE DRUVIF DRUVIE BCLIF BCLIE TMR2F TMR2E T0IF T0IE Plx2 UVLOIF UVLOIE OVLOIF OVLOIE Plx1 CC2IF CC2IE CC1IF CC1IE INTCON Q2 Q1 Q3 Q4 Q2 Q1 Q3 Q4 Q2 Q1 Q3 Q4 Q2 Q1 Q3 Q4 Q2 Q1 Q3 Q4 CLKIN INT pin INTF flag (INTCON reg.) GIE bit (INTCON reg.) INSTRUCTION FLOW PC Instruction Fetched Instruction Executed PC PC + 1 PC + 1 0004h 0005h Inst (0004h) Inst (0005h) Dummy Cycle Inst (PC) Inst (PC + 1) Inst (PC – 1) Inst (0004h) Dummy Cycle Inst (PC) — Note 1: CLKOUT is available only in INTOSC and RC Oscillator modes. 2: For minimum width of INT pulse, refer to AC specifications in Section 5.0 “Digital Electrical Charac- teristics”. 3: INTF flag is sampled here (every Q1). 4: INTF is enabled to be set any time during the Q4-Q1 cycles. 5: Asynchronous interrupt latency = 3-4 TCY. Synchronous latency = 3 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single-cycle or a two-cycle instruction. CLKOUT (1) (2) (3) (4) (3) Interrupt Latency (5) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |