전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F303XD 데이터시트(PDF) 101 Page - STMicroelectronics

부품명 STM32F303XD
상세설명  ARM Cortex-M4 32b MCUFPU, up to 512KB Flash, 80KB SRAM, FSMC, 4 ADCs, 2 DAC ch., 7 comp, 4 Op-Amp, 2.0-3.6 V
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F303XD 데이터시트(HTML) 101 Page - STMicroelectronics

Back Button STM32F303XD Datasheet HTML 97Page - STMicroelectronics STM32F303XD Datasheet HTML 98Page - STMicroelectronics STM32F303XD Datasheet HTML 99Page - STMicroelectronics STM32F303XD Datasheet HTML 100Page - STMicroelectronics STM32F303XD Datasheet HTML 101Page - STMicroelectronics STM32F303XD Datasheet HTML 102Page - STMicroelectronics STM32F303XD Datasheet HTML 103Page - STMicroelectronics STM32F303XD Datasheet HTML 104Page - STMicroelectronics STM32F303XD Datasheet HTML 105Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 173 page
background image
DocID026415 Rev 5
101/173
STM32F303xD STM32F303xE
Electrical characteristics
151
Synchronous waveforms and timings
Figure 24 and Figure 27 present the synchronous waveforms and Table 53 to Table 56
provide the corresponding timings. The results shown in these tables are obtained with the
following FSMC configuration:
•
BurstAccessMode = FMC_BurstAccessMode_Enable;
•
MemoryType = FMC_MemoryType_CRAM;
•
WriteBurst = FMC_WriteBurst_Enable;
•
CLKDivision = 1;
•
DataLatency = 2 for NOR Flash; DataLatency = 0 for PSRAM
In all timing tables, the THCLK is the HCLK clock period (with maximum FMC_CLK =
36 MHz).
Table 51. Asynchronous multiplexed PSRAM/NOR write timings(1)
1. Based on characterization, not tested in production.
Symbol
Parameter
Min
Max
Unit
tw(NE)
FMC_NE low time
4THCLK-1
4THCLK+1
ns
tv(NWE_NE)
FMC_NEx low to FMC_NWE low
THCLK
THCLK+0.5
tw(NWE)
FMC_NWE low time
2THCLK-0.5
2THCLK+1
th(NE_NWE)
FMC_NWE high to FMC_NE high hold
time
THCLK-0.5
-
tv(A_NE)
FMC_NEx low to FMC_A valid
-
5
tv(NADV_NE)
FMC_NEx low to FMC_NADV low
1
2.5
tw(NADV)
FMC_NADV low time
THCLK-2
THCLK+2
th(AD_NADV)
FMC_AD(adress) valid hold time after
FMC_NADV high)
THCLK-2
-
th(A_NWE)
Address hold time after FMC_NWE high
THCLK-1
-
th(BL_NWE)
FMC_BL hold time after FMC_NWE high
THCLK-0.5
-
tv(BL_NE)
FMC_NEx low to FMC_BL valid
-
1
tv(Data_NADV)
FMC_NADV high to Data valid
-
THCLK +3.5
th(Data_NWE)
Data hold time after FMC_NWE high
THCLK +0.5
-
Table 52. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings(1)
1. Based on characterization, not tested in production.
Symbol
Parameter
Min
Max
Unit
tw(NE)
FMC_NE low time
9THCLK
9THCLK+0.5
ns
tw(NWE)
FMC_NWE low time
6THCLK
6THCLK+2
tsu(NWAIT_NE)
FMC_NWAIT valid before FMC_NEx high
5THCLK+6
-
th(NE_NWAIT)
FMC_NEx hold time after FMC_NWAIT
invalid
5THCLK-5
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com