| 전자부품 데이터시트 검색엔진 |
|
LAN89730 데이터시트(PDF) 153 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN89730 데이터시트(HTML) 153 Page - Microchip Technology |
|
153 / 218 page ![]() 2013-2015 Microchip Technology Inc. DS60001348A-page 153 LAN89730 6.3.25 TRANSMIT FIFO LEVEL DEBUG REGISTER (DBG_TX_FIFO_LVL) Address: 078h Size: 32 bits Bits Description Type Default 31:28 RESERVED RO - 27:16 TX FIFO Read Level (TXRDLVL) This is a DWORD count defined as follows: The count is increased by the number of DWORDs contained in the packet after the ENTIRE packet has been written into the FIFO. As a packet is read from the FIFO, it is decremented each time a DWORD is read. Note: Rewinds are not supported. RO 000h 15:12 RESERVED RO - 11:0 TX FIFO Write Level (TXWRLVL) This is a DWORD count defined as follows: As a packet is written into the FIFO, it is incremented each time a DWORD is written. Whenever a COMPLETE packet has been read from the FIFO, it is decreased by the number of DWORDs contained in the packet. On rewind, it is decreased by the number of DWORDs of the packet that has currently been transferred into the FIFO. Note: Write side rewinds are supported, i.e., if a USB packet is received with an error, the packet is rewound out and re-received from the host. RO 000h |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |