LMX2364SLEX datasheet(3/39 Pages) NSC

3 / 39 page

Pin Descriptions

Pin Number

Description

TSSOP

SLE

VccRF

RF PLL power supply voltage input. Must be equal to V

VccIF. May range from 2.7V to

5.5V. Bypass capacitors should be placed as close as possible to this pin and be

connected directly to the ground plane.

VcpRF

Power supply for RF charge pump. Must be

≥ V

VccRF and VVccIF.

CPoutRF

RF charge pump output.

GND

Ground for RF PLL digital circuitry.

FinRF

RF prescaler input. Small signal input from the VCO.

FinRF*

RF prescaler complementary input. For single-ended operation, a bypass capacitor

should be placed as close as possible to this pin and be connected directly to the

ground plane.

GND

Ground for RF PLL analog circuitry.

OSCinRF

RF R counter input. Has a V

CC/2 input threshold when configured as an input and can

be driven from an external CMOS or TTL logic gate.

OSCinIF

Oscillator input which can be configured to drive both the IF and RF R counter inputs

or only the IF R counter depending on the state of the OSC programming bit.

Ftest/LD

Programmable multiplexed output pin. Can function as general purpose CMOS

TRI-STATE® I/O, analog lock detect output, digital filtered lock detect output, orN&R

divider output.

ENRF

RF PLL Enable. Powers down RF N and R counters, prescaler, and TRI-STATE

charge pump output when LOW, regardless of the state RF_PD bit. Bringing ENRF

high powers up RF PLL depending on the state of RF_PD control bit.

ENIF

IF PLL Enable. Powers down IF N and R counters, prescaler, and will TRI-STATE the

charge pump output when LOW, regardless of the state IF_PD bit. Bringing ENIF high

powers up IF PLL depending on the state of IF_PD control bit.

CLK

High impedance CMOS Clock input. Data for the control registers is clocked into the

24-bit shift register on the rising edge.

DATA

Binary serial data input. Data entered MSB first. The last three bits are the control

bits. High impedance CMOS input.

Latch enable. High impedance CMOS input. Data stored in the shift register is loaded

into one of the 7 internal latches when LE goes HIGH.

GND

Ground for IF analog circuitry.

FinIF*

IF prescaler complementary input. For single-ended operation, a bypass capacitor

should be placed as close as possible to this pin and be connected directly to the

ground.

FinIF

IF prescaler input. Small signal input from the VCO.

GND

Ground for IF digital circuitry.

CPoutIF

IF charge pump output.

VcpIF

Power supply for IF charge pump. Must be

≥ V

VccRF and VVccIF.

VccIF

IF power supply voltage input. Must be equal to V

VccRF. Input may range from 2.7V to

5.5V. Bypass capacitors should be placed as close as possible to this pin and be

connected directly to the ground plane.

FLoutIF

IF FastLock Output. Also functions as Programmable TRI-STATE CMOS output.

FLoutRF

RF FastLock Output. Also functions as Programmable TRI-STATE CMOS output.

LMX2364SLEX 데이터시트(PDF) 3 Page - National Semiconductor (TI)

LMX2364SLEX 데이터시트(HTML) 3 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

데이터시트 다운로드

링크 URL