| 전자부품 데이터시트 검색엔진 |
|
THS8083APZP 데이터시트(PDF) 43 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
THS8083APZP 데이터시트(HTML) 43 Page - Texas Instruments |
|
43 / 64 page ![]() 4–3 4.3 Timing Diagram—48-Bit Interleaved Mode This mode allows a double-pixel width output interface with one sampling clock period time offset between buses A and B. The DATACLK1 output is at half of the sampling clock frequency. Data on output bus A precedes data on output bus B. DATACLK CH1_OUTA[7..0] CH2_OUTA[7..0] CH2_OUTB[7..0] CH1_OUTB[7..0] CH3_OUTA[7..0] CH3_OUTB[7..0] HS pix 01 01 03 02 04 pix 02 ADCCLK2 DHS 01 03 04 01 03 02 04 02 tPLH(OE) tPHL(OE) tsu(DHS) th(DHS) tsu(OUT) th(OUT) tsu(OUT) th(OUT) (DHS_POL = 0 Assumed-Inverted Polarity Otherwise) OE 7 ADCCLK2 Cycles Latency Last Samples From Previous Line Last Samples From Previous Line Last Samples From Previous Line Last Samples From Previous Line Last Samples From Previous Line Last Samples From Previous Line <DHS_MODE> = 1 –> Width Equal to Width of HS Input <DHS_MODE> = 0 –> DHS Width is 1 ADCCLK2 Period 7 ADCCLK2 Cycles Latency |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |