| 전자부품 데이터시트 검색엔진 |
|
THS8083APZP 데이터시트(PDF) 44 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
THS8083APZP 데이터시트(HTML) 44 Page - Texas Instruments |
|
44 / 64 page ![]() 4–4 4.4 Timing Diagram—48-Bit Parallel Mode This mode allows a double-pixel width output interface with no time offset between buses A and B. The DATACLK1 output is at half of the sampling clock frequency. Data on output bus A precedes data on output bus B. Last Samples From Previous Line DATACLK CH1_OUTA[7..0] CH2_OUTA[7..0] CH2_OUTB[7..0] CH1_OUTB[7..0] CH3_OUTA[7..0] CH3_OUTB[7..0] HS 01 05 DHS tdlh(OE) tdhl(OE) tsu(DHS) th(DHS) tsu(OUT) (DHS_POL = 0 Assumed-Inverted Polarity Otherwise) OE <DHS_MODE> = 1 –> Width Equal to Width of HS Input <DHS_MODE> = 0 –> DHS Width is 1 ADCCLK2 Period 7 ADCCLK2 Cycles Latency pix 01 pix 02 ADCCLK1 Last Samples From Previous Line 03 th(OUT) 04 02 01 05 Last Samples From Previous Line 03 Last Samples From Previous Line 04 02 01 05 Last Samples From Previous Line 03 Last Samples From Previous Line 04 02 7 ADCCLK2 Cycles Latency |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |