전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9528 데이터시트(PDF) 67 Page - Analog Devices

부품명 AD9528
상세설명  Maximum output frequency
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9528 데이터시트(HTML) 67 Page - Analog Devices

Back Button AD9528 Datasheet HTML 60Page - Analog Devices AD9528 Datasheet HTML 61Page - Analog Devices AD9528 Datasheet HTML 62Page - Analog Devices AD9528 Datasheet HTML 63Page - Analog Devices AD9528 Datasheet HTML 64Page - Analog Devices AD9528 Datasheet HTML 65Page - Analog Devices AD9528 Datasheet HTML 66Page - Analog Devices AD9528 Datasheet HTML 67Page - Analog Devices AD9528 Datasheet HTML 68Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 67 / 68 page
background image
AD9528
Data Sheet
Rev. C | Page 66 of 67
Address
Bits
Bit Name
Description
0
1
0
1
1
0
PLL2 REF divide by 2
0
1
0
1
1
1
PLL2 PFD up divide by 2
Note that all bit combinations after 010111 are reserved.
0x0507
[7:4]
Reserved
Reserved.
3
STATUS1 pin Output
enable
Enables the status on the STATUS1 pin.
1: enable status output.
0: disable status output.
2
STATUS0 pin Output
enable
Enables the status on the STATUS0 pin.
1: enable status output.
0: disable status output.
1
STATUS0 pin divider
enable
Enables a divide by 4 on the STATUS0 pin, allowing dynamic signals to be viewed at a lower
frequency (such as the PFD input clocks). Not to be used with dc states on the status pins,
which occur when the settings of Register 0x0505, Bits[5:0] are in the range of 000000 to 001111.
1: enabled.
0: disabled.
0
STATUS1 pin divider
enable
Enables a divide by 4 on the STATUS1 pin, allowing dynamic signals to be viewed at a lower
frequency (such as the PFD input clocks). Not to be used with dc states on the status pins,
which occur when the settings of Register 0x0506, Bits[5:0] are in the range of 000000 to 001111.
1: enable.
0: disable.
Table 68. Readback Registers (Readback 0 and Readback 1)
Address
Bits
Bit Name
Description
0x0508
7
PLL2 feedback status
1 = correct.
0 = off/clocks are missing.
6
PLL1 feedback status
1 = correct.
0 = off/clocks are missing.
5
VCXO status
1 = correct.
0 = off/clocks are missing.
4
Both REFA/REFB missing
1 = off/clocks are missing.
0 = correct.
3
REFB status
1 = correct.
0 = off/clocks are missing.
2
REFA status
1 = correct.
0 = off/clocks are missing.
1
PLL2 locked status
1 = locked.
0 = unlocked.
0
PLL1 locked status
1 = locked.
0 = unlocked.
0x0509
[7:4]
Reserved
Reserved.
3
Holdover active status
1 = holdover is active (both references are missing).
0 = normal operation.
2
Selected reference
Selected reference (applies only when the device automatically selects the
reference; for example, not in manual control mode).
1 = REFB.
0 = REFA.
1
Fast Lock in progress
1 = fast lock in progress.
0 = fast lock not in progress.
0
VCO calibration busy status
1 = VCO calibration in progress.
0 = VCO calibration not in progress.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com