| 전자부품 데이터시트 검색엔진 |
|
LIS2DH12 데이터시트(PDF) 35 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LIS2DH12 데이터시트(HTML) 35 Page - STMicroelectronics |
|
35 / 53 page ![]() DocID025056 Rev 6 35/53 LIS2DH12 Register description 53 ODR[3:0] is used to set the power mode and ODR selection. The following table indicates the frequency of each combination of ODR[3:0]. By design, when the device from high-resolution configuration (HR) is set to power-down mode (PD), it is recommended to read register REFERENCE (26h) for a complete reset of the filtering block before switching to normal/high-performance mode again for proper device functionality. Table 31. Data rate configuration ODR3 ODR2 ODR1 ODR0 Power mode selection 0 0 0 0 Power-down mode 0 0 0 1 HR / Normal / Low-power mode (1 Hz) 0 0 1 0 HR / Normal / Low-power mode (10 Hz) 0 0 1 1 HR / Normal / Low-power mode (25 Hz) 0 1 0 0 HR / Normal / Low-power mode (50 Hz) 0 1 0 1 HR / Normal / Low-power mode (100 Hz) 0 1 1 0 HR / Normal / Low-power mode (200 Hz) 0 1 1 1 HR/ Normal / Low-power mode (400 Hz) 1 0 0 0 Low-power mode (1.620 kHz) 1 0 0 1 HR/ Normal (1.344 kHz); Low-power mode (5.376 kHz) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |