PC87303 datasheet(27/114 Pages) NSC

27 / 114 page

20 Configuration Registers (Continued)

2 Write to the Data Rate Select Register and set the Soft-

ware Reset bit (DSR7) or

3 Write to the Digital Output Register set and then clear

the Reset bit (DOR2) or

4 Read the Data Register and the Main Status Register

until the RQM bit is set

If the crystal has been stopped read the RQM bit in the

Main Status Register until it is set The RQM bit is not set

until the crystal has stabilized

30 FDC Register Description

The floppy disk controller is suitable for all PC-AT EISA

PS2 and general purpose applications The operational

mode (PC-AT PS2 and Model 30) of the FDC is deter-

mined by bits 7 6 of ASC register AT mode is the default

DP8473 and N82077 software compatibility is provided Key

features include a 16-byte FIFO PS2 diagnostic register

support perpendicular recording mode CMOS disk inter-

face and a high performance analog data separator See

Figure 3-1

The FDC supports the standard PC data rate drives of 250

500 kbps 300500 kbps and 1 Mbps in MFM-encoded data

mode but is no longer guaranteed through functional test-

ing to support the older FM encoded data mode Refer-

ences to the older FM mode remain in this document to

clarify the true functional operation of the device

The 1 Mbps data rate is used by the high performance tape

and floppy drives The FDC supports these floppy drives

which utilize high density media and require the perpendic-

ular recording mode format When used with the 1 Mbps

data rate this new format allows the use of 4 MB floppy

drives which format Extra Density (ED) media to 288 MB

capacity

The high performance internal analog data separator needs

no external components It improves on the window margin

performance standards of the DP8473 and is compatible

with the strict data separator requirements of floppy disk

and floppy-tape drives

The FDC contains write precompensation circuitry that de-

faults to 125 ns for 250 kbps 300 kbps and 500 kbps and

to 4167 ns for 1 Mbps These values can be overridden in

software to disable write precompensatoin or to provide lev-

els of precompensation up to 250 ns

TLC12074 – 18

FIGURE 3-1 FDC Functional Block Diagram

PC87303 데이터시트(PDF) 27 Page - National Semiconductor (TI)

PC87303 데이터시트(HTML) 27 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL