| 전자부품 데이터시트 검색엔진 |
|
PC87332VLJ 데이터시트(PDF) 10 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87332VLJ 데이터시트(HTML) 10 Page - National Semiconductor (TI) |
|
10 / 98 page ![]() 10 Pin Description (Continued) Symbol Pin IO Function DCD12 77 69 I Data Carrier Detect When low this signal indicates that the MODEM or data set has detected the data carrierThe DCD signal is a MODEM status input whose condition the CPU can test by reading bit 7 (DCD) of the MODEM Status Register (MSR) for the appropriate serial channel Bit 7 is the complement of the DCD signal Bit 3 (DDCD) of the MSR indicates whether the DCD input has changed state since the previous reading of the MSR Note Whenever the DDCD bit of the MSR is set an interrupt is generated if MODEM Status interrupts are enabled DENSEL Normal 48 O Density Select Indicates that a high FDC density data rate (500 kbps 1 Mbps or 2 Mbps) or a low density data rate (250 kbps or 300 kbps) is selected DENSEL is active high for high density (525 Mode drives) when IDENT is high and active low for high density (35 drives) when IDENT is low DENSEL is also programmable via the Mode command (see Section 426) DENSEL PPM 78 O Density Select This pin provides an additional Density Select signal in PPM Mode when PNF e 0 (See AFD and Table 7-5 for further information) Mode DIR Normal 41 O Direction This output determines the direction of the floppy disk drive (FDD) head movement (active e step in inactive e step out) during a seek operation During reads or writes DIR is inactive Mode DIR PPM 80 O Direction This pin provides an additional direction signal in PPM Mode when PNF e 0 (See INIT and Table 7-5 for further information) Mode DR01 Normal 44 45 O Drive SeIect 01 These are the decoded Drive Select outputs that are controlled by the Digital Output Register bits D0 D1 The Drive Select outputs are gated with DOR bits 4 – 7 These are active low Mode outputs They are encoded with information to control four FDDs when bit 4 of the Function Enable Register (FER) is set (See MTR01 for more information) DR0 exchanges logical drive values with DR1 when bit 4 of Function Control Register (FCR) is set (See Table 7-5 for further information) DR1 PPM 85 O Drive Select 1 This pin provides an additional Drive Select signal in PPM Mode when PNF e 0 It is drive select 1 when bit 4 of FCR is 0 It is drive select 0 when bit 4 of FCR is 1 This signal is active low Mode (See ACK and Table 7-5 for further information) DRATE01 52 51 O Data Rate 01 These outputs reflect the currently selected FDC data rate (bits 0 and 1 in the Configuration Control Register (CCR) or the Data Rate Select Register (DSR) whichever was written to last) The pins are totem-pole buffered outputs (6 mA sink 6 mA source) DRV2 49 I Drive2 This input indicates whether a second floppy disk drive has been installed The state of this pin is available from Status Register A in PS2 mode (See PNF for further information) 10 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |