전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LED7708 데이터시트(PDF) 30 Page - STMicroelectronics

부품명 LED7708
상세설명  16 channels x 85 mA LED driver with boost controller and 4-wire serial interface
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LED7708 데이터시트(HTML) 30 Page - STMicroelectronics

Back Button LED7708 Datasheet HTML 26Page - STMicroelectronics LED7708 Datasheet HTML 27Page - STMicroelectronics LED7708 Datasheet HTML 28Page - STMicroelectronics LED7708 Datasheet HTML 29Page - STMicroelectronics LED7708 Datasheet HTML 30Page - STMicroelectronics LED7708 Datasheet HTML 31Page - STMicroelectronics LED7708 Datasheet HTML 32Page - STMicroelectronics LED7708 Datasheet HTML 33Page - STMicroelectronics LED7708 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 53 page
background image
Recommended operating conditions
LED7708
30/53
Doc ID 022698 Rev 1
8.5.3
Internal registers access
The LED7708 is capable of supporting different data formats to satisfy different application
needs. The control registers are accessed one at a time by using 16-bit read/write
operations, while the brightness registers can be loaded in sequence (16x16-bit) or in a
single shot (1x256-bit). An additional data format (1x192-bit) allows data flow optimization
when only 12 bits are used for brightness control. After the startup sequence, the 16x16-bit
data format is set by default. Figure 8 details the signal timing for a write operation to the
DEVCFGx registers. Table 12 summarizes the available operations:
Figure 8.
Timing diagram related to a DEVCFGx write operation
Table 12.
Internal register operations encoding
DCLK rising edges with LE=1
Operation
1
Data latch (BRTxx)
2-3
Global latch (BRTxx)
4-5
Write CHSEL
6-7
Read CHSTA
8-9
Write DEVCFGx(*)
10-11
Read DEVCFGx
(1)
1.
The content of the shift register is loaded into DEVCFG0 or DEVCFG1 according to the DEST bit (the most
significant bit, common to both registers). The data bits are shifted in starting from the most significant one
(MSB first).
12-13
Write GSLAT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com