TNETV1647GSTZWT datasheet(173/236 Pages) TI1

173 / 236 page

TMS320DM6441

www.ti.com

SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010

6.13.2 Video Processing Back-End (VPBE)

The video processing back-end (VPBE) consists of the on-screen display (OSD) module, the video

encoder (VENC) including the digital LCD (DLCD) and analog (i.e., DAC) interfaces. The video encoder

generates analog video output. The DLCD controller generates digital RGB/YCbCr data output and timing

signals.

The VPBE register memory mapping is shown in Table 6-57.

Table 6-57. VPBE Register Descriptions

Address

Description

0x01C7 2780

PID

Peripheral Revision and Class Information Register

0x01C7 2784

PCR

Peripheral Control Register

6.13.2.1 On-Screen Display (OSD)

The major function of the OSD module is to gather and blend video data and display/bitmap data before

feeding it to the Video Encoder (VENC) in YCbCr format. The video and display data is read from an

external memory, typically DDR2. The OSD is programmed via control and parameter registers. The

following are the primary features that are supported by the OSD.

•

Simultaneous display of two video windows and two OSD windows (VIDWIN0/VIDWIN1 and

OSDWIN0/OSDWIN1).

–

Separate enable for each window

–

Programmable width, height, and base starting coordinates for each window

–

External memory address and offset registers for each window

–

Support for x2 and x4 zoom in both the horizontal and vertical direction

–

OSDWIN1 can be used as an attribute window for OSDWIN0

–

Attribute window blinking intervals

–

Field/frame mode for the windows (interlaced/progressive)

–

Eight step blending process between the OSD and video windows

–

Transparency support for the OSD and video data (when a bitmap pixel is zero, there will be no

blending for that corresponding video pixel)

–

Resize from VGA to NTSC/PAL (640x480 to 720x576) for both the OSD and video windows

–

Reads in YCbCr data in 4:2:2 format from external memory, with the capability for swapping the

order of the CbCr component in the 32-bit word (this is relevant to the two video windows)

–

Support for a ping-pong buffer scheme that can be used for VIDWIN0 (allows for video data to be

accessed from two different locations in DDR2)

–

Each OSD window (either one, but not both at the same time) is capable of reading in RGB data

(16-bit data with six bits for the Green and five bits each for the Red and Blue colors) instead of

bitmap data in YCbCr format restricted to a maximum of 8-bits

–

The OSD bitmap data width is selectable between 1, 2, 4, or 8-bits.

–

Each OSD window supports 16 entries for the bitmap (to index into a 256 entry RAM/ROM CLUT

table).

–

Indirect support for 24-bit RGB input data (which will be transformed into 16-bit YCbCr video

window data) via the wrapper interface in the VPBE.

•

Support for a rectangular cursor window and a programmable background color selection.

–

Programmable color palette with the ability to select between a RAM/ROM table with support for

256 colors.

–

The width, height, and color of the cursor is programmable.

–

The display priority is: Rectangular-Cursor > OSDWIN1 > OSDWIN0 > VIDWIN1 > VIDWIN0 >

background color

•

Support for attenuation of the YCbCr values for the REC601 standard.

Peripheral and Electrical Specifications

173

Submit Documentation Feedback

Product Folder Link(s): TMS320DM6441

TNETV1647GSTZWT 데이터시트(PDF) 173 Page - Texas Instruments

TNETV1647GSTZWT 데이터시트(HTML) 173 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL