TNETV1644ZDU6 datasheet(167/306 Pages) TI1

167 / 306 page

PLLDIV1(/1)

PLLDIV3(/6)

PLLDIV2(/3)

SYSCLK1

(CLKDIV1Domain)

SYSCLK3

(CLKDIV6Domain)

SYSCLK2

(CLKDIV3Domain)

PLLM

PLL

BPDIV

CLKMODE

CLKIN

OSCIN

PLLEN

SYSCLKBP

(VPSS-VPBE

ClockSource)

OBSCLK

(CLKOUT0Pin)

PLLOUT

AUXCLK

(CLKINDomain)

OSCDIV1

PLLDIV2 (/10)

PLLDIV1 (/2)

PLLM

PLL

BPDIV

CLKMODE

CLKIN

OSCIN

PLLEN

PLL2_SYSCLK2

(VPSS−VPBE)

PLL2_SYSCLK1

(DDR2 PHY)

PLL2_SYSCLKBP

(DDR2 VTP)

PLLOUT

6.3.5

Power and Sleep Controller (PSC)

TMS320DM6437

Digital Media Processor

www.ti.com

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

Figure 6-5. PLL1 Structure Block Diagram

Figure 6-6. PLL2 Structure Block Diagram

The Power and Sleep Controller (PSC) controls power by turning off unused power domains or by gating

off clocks to individual peripherals/modules. The DM6437 device only utilizes the clock gating feature of

the PSC for power savings. The PSC consists of a Global PSC (GPSC) and a set of Local PSCs (LPSCs).

The GPSC contains memory mapped registers, PSC interrupt control, and a state machine for each

peripheral/module. An LPSC is associated with each peripheral/module and provides clock and reset

control. The LPSCs for DM6437 are shown in Table 6-4. The PSC Register memory map is given in

Table 6-5. For more details on the PSC, see the TMS320DM643x DMP DSP Subsystem Reference Guide

(literature number SPRU978).

Submit Documentation Feedback

Peripheral Information and Electrical Specifications

167

TNETV1644ZDU6 데이터시트(PDF) 167 Page - Texas Instruments

TNETV1644ZDU6 데이터시트(HTML) 167 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL