| 전자부품 데이터시트 검색엔진 |
|
TNETV1644ZDU6 데이터시트(PDF) 242 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV1644ZDU6 데이터시트(HTML) 242 Page - Texas Instruments |
|
242 / 306 page ![]() 6.13.3 HPI Electrical Data/Timing TMS320DM6437 Digital Media Processor SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008 www.ti.com Table 6-56. Timing Requirements for Host-Port Interface Cycles(1)(2) (see Figure 6-32 and Figure 6-33) -7/-6/-5/-4 -L/-Q6/-Q5/-Q4 NO. UNIT MIN MAX 1 tsu(SELV-HSTBL) Setup time, select signals(3) valid before HSTROBE low 5 ns 2 th(HSTBL-SELV) Hold time, select signals(3) valid after HSTROBE low 2 ns 3 tw(HSTBL) Pulse duration, HSTROBE active low 15 ns 4 tw(HSTBH) Pulse duration, HSTROBE inactive high between consecutive accesses 2M ns 11 tsu(HDV-HSTBH) Setup time, host data valid before HSTROBE high 5 ns 12 th(HSTBH-HDV) Hold time, host data valid after HSTROBE high 0 ns Hold time, HSTROBE high after HRDY low. HSTROBE should not be 13 th(HRDYL-HSTBL) inactivated until HRDY is active (low); otherwise, HPI writes will not 0 ns complete properly. (1) HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. (2) M = SYSCLK3 period = (CPU clock frequency)/6 in ns. For example, when running parts at 600 MHz, use M = 10 ns. (3) Select signals include: HCNTL[1:0], HR/W and HHWIL. Peripheral Information and Electrical Specifications 242 Submit Documentation Feedback |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |