| 전자부품 데이터시트 검색엔진 |
|
TNETV6446AINZWT 데이터시트(PDF) 167 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV6446AINZWT 데이터시트(HTML) 167 Page - Texas Instruments |
|
167 / 227 page ![]() PCLK (Positive Edge Clocking) PCLK (Negative Edge Clocking) 7, 9 HD/VD CCD[15:0] 8, 10 11, 13 12, 14 5 6 C_WE/C_FIELD PCLK (Positive Edge Clocking) 15 16 23 24 CCD[15:0] C_WE PCLK (Negative Edge Clocking) TMS320DM6446 www.ti.com SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010 Figure 6-47. VPFE (CCD) Slave Mode Input Data Timing Table 6-55. Timing Requirements for VPFE (CCD) Master Mode(1) (see Figure 6-48) A-513, -594, NO. UNIT -810 MIN MAX 15 tsu(CCDV-PCLK) Setup time, CCD valid before PCLK edge 3 ns 16 th(PCLK-CCDV) Hold time, CCD valid after PCLK edge 2 ns 23 tsu(CWEV-PCLK) Setup time, C_WE valid before PCLK edge 3 ns 24 th(PCLK-CWEV) Hold time, C_WE valid after PCLK edge 2 ns (1) The VPFE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode the rising edge of PCLK is referenced. When in negative edge clocking mode the falling edge of PCLK is referenced. Figure 6-48. VPFE (CCD) Master Mode Input Data Timing Copyright © 2005–2010, Texas Instruments Incorporated Peripheral and Electrical Specifications 167 Submit Documentation Feedback Product Folder Link(s): TMS320DM6446 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |