| 전자부품 데이터시트 검색엔진 |
|
TMS320VC5421 데이터시트(PDF) 29 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320VC5421 데이터시트(HTML) 29 Page - Texas Instruments |
|
29 / 104 page ![]() Functional Overview 29 December 1999 − Revised October 2008 SPRS098D 3.1.2 On-Chip Single-Access RAM (SARAM) The 5421 subsystems A and B each have 32K 16-bit words of on-chip SARAM (4 blocks of 8K words). Each of these SARAM blocks can be accessed once per machine cycle. This memory is intended to store data values only. At reset, the SARAM is disabled. The SARAM can be enabled in data memory space by setting the DROM bit in the PMST register. 3.1.3 On-Chip Two-Way Shared RAM (DARAM) The 5421 has 128K 16-bit words of on-chip DARAM (16 blocks of 8K words) that is shared between the two DSP subsystems. This memory is intended to store program only. Each subsystem is able to make one instruction fetch from any location in two-way shared memory each cycle. Neither subsystem CPU can write to the two-way shared memory as only the DMA can write to two-way shared memory. 3.1.4 On-Chip Boot ROM The 5421 subsystems A and B each have 2K 16-bit words of on-chip ROM. This ROM is used for bootloading functions only. Enabling the ROM maps out one 8K-word block of the shared program memory. The ROM can be disabled by clearing bit 7 (ROMEN) of the general-purpose I/O (GPIO) register. Table 3−1 shows the XIO/ROMEN modes. The ROM is enabled or disabled at reset for each subsystem depending on the state of the GPIO0 pin for that subsystem. Table 3−1. XIO/ROMEN Modes XIO ROMEN/GPIO0 MODE 0 x Fetch internal from RAM 1 0 Fetch external 1 1 ROM enabled 3.1.5 Extended Program Memory The program memory space on the 5421 device addresses up to 512K 16-bit words. The 5421 device uses a paged extended memory scheme in program space to allow access of up to 512K of program memory . This extended program memory (each subsystem) is organized into eight pages (0−7), pages 0−3 are internal, pages 4−7 are external, each 64K in length. (Pages 8−127 as defined by the program counter extension register (XPC) are aliases for pages 4−7.) Access to the extended program memory is similar to the 5420. To implement the extended program memory scheme, the 5421 device includes the following feature: • Two 54x instructions are extended to use the additional two bits in the 5421 device. − READA − Read program memory addressed by accumulator A and store in data memory − WRITA − Write data to program memory addressed by accumulator A (Writes not allowed for CPUs to shared program memory) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |