전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TMS320VC5421 데이터시트(PDF) 69 Page - Texas Instruments

부품명 TMS320VC5421
상세설명  Fixed-Point Digital Signal Processor
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320VC5421 데이터시트(HTML) 69 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 65Page - Texas Instruments TMS320VC5421 Datasheet HTML 66Page - Texas Instruments TMS320VC5421 Datasheet HTML 67Page - Texas Instruments TMS320VC5421 Datasheet HTML 68Page - Texas Instruments TMS320VC5421 Datasheet HTML 69Page - Texas Instruments TMS320VC5421 Datasheet HTML 70Page - Texas Instruments TMS320VC5421 Datasheet HTML 71Page - Texas Instruments TMS320VC5421 Datasheet HTML 72Page - Texas Instruments TMS320VC5421 Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 104 page
background image
Electrical Specifications
69
December 1999 − Revised October 2008
SPRS098D
5.7
Ready Timing For Externally Generated Wait States
The following timing requirements table assumes testing over recommended operating conditions and
H = 0.5tc(CO) (see Figure 5−6 and Figure 5−7).
Table 5−10. Ready Timing Requirements for Externally Generated Wait States†
MIN
MAX
UNIT
tsu(RDY)
Setup time, READY before CLKOUT low
8
ns
th(RDY)
Hold time, READY after CLKOUT low
0
ns
tv(RDY)MSTRB Valid time, READY after MSTRB low‡
2H−8
ns
th(RDY)MSTRB Hold time, READY after MSTRB low‡
2H
ns
† The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states by READY,
at least two software wait states must be programmed. READY is not sampled until the completion of the internal software wait states.
‡ These timings are included for reference only. The critical timings for READY are those referenced to CLKOUT
MSTRB
READY
PPA[18:0]
CLKOUT
th(RDY)
th(RDY)MSTRB
tv(RDY)MSTRB
Wait State
Generated
by READY
Wait States
Generated Internally
tsu(RDY)
Figure 5−6. Memory Read With Externally Generated Wait States



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com