전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMS320VC5421 데이터시트(PDF) 75 Page - Texas Instruments

부품명 TMS320VC5421
상세설명  Fixed-Point Digital Signal Processor
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320VC5421 데이터시트(HTML) 75 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 71Page - Texas Instruments TMS320VC5421 Datasheet HTML 72Page - Texas Instruments TMS320VC5421 Datasheet HTML 73Page - Texas Instruments TMS320VC5421 Datasheet HTML 74Page - Texas Instruments TMS320VC5421 Datasheet HTML 75Page - Texas Instruments TMS320VC5421 Datasheet HTML 76Page - Texas Instruments TMS320VC5421 Datasheet HTML 77Page - Texas Instruments TMS320VC5421 Datasheet HTML 78Page - Texas Instruments TMS320VC5421 Datasheet HTML 79Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 104 page
background image
Electrical Specifications
75
December 1999 − Revised October 2008
SPRS098D
5.10 Reset, BIO, Interrupt, and MP/MC Timings
The following timing requirements table assumes testing over recommended operating conditions and
H = 0.5tc(CO) (see Figure 5−12, Figure 5−13, and Figure 5−14).
Table 5−15. Reset, BIO, Interrupt, and MP/MC Timing Requirements
MIN
MAX
UNIT
th(RS)
Hold time, RS after CLKOUT low
0
ns
th(BIO)
Hold time, BIO after CLKOUT low
0
ns
th(INT)
Hold time, INTn, NMI, after CLKOUT low†
0
ns
tw(RSL)
Pulse duration, RS low‡§
4H+5
ns
tw(BIO)A
Pulse duration, BIO low, asynchronous†
5H
ns
tw(INTH)A
Pulse duration, INTn, NMI high (asynchronous)†
4H
ns
tw(INTL)A
Pulse duration, INTn, NMI low (asynchronous)†
4H
ns
tw(INTL)WKP Pulse duration, INTn, NMI low for IDLE2/IDLE3 wakeup†
8
ns
tw(XIO)
Pulse duration, XIO switched
4H
ns
ten(XIO)
Enable time, after XIO switched
4H+10
ns
tsu(RS)
Setup time, RS before CLKIN low§
5
ns
tsu(BIO)
Setup time, BIO before CLKOUT low
9
12
ns
tsu(INT)
Setup time, INTn, NMI, RS before CLKOUT low
9
13
ns
† The external interrupts (INT0−INT1, NMI) are synchronized to the core CPU by way of a two flip-flop synchronizer which samples these inputs
with consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1-0-0 sequence at the timing that is
corresponding to a three-CLKOUT sampling sequence.
‡ If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, RS must be held low for at least 50 µs to ensure synchronization
and lock-in of the PLL.
§ RS can cause a change in clock frequency, changing the value of H (see the software-programmable phase-locked loop (PLL) section).
BIO
CLKOUT
A_RS, B_RS,
INTn, NMI
CLKIN
th(BIO)
th(RS)
tsu(INT)
tw(BIO)A
tsu(BIO)
tw(RSL)
tsu(RS)
Figure 5−12. Reset and BIO Timings



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com