L6718TR datasheet(31/71 Pages) STMICROELECTRONICS

31 / 71 page

DocID023399 Rev 3

31/71

L6718

Device configuration

Caution:

For the disabled phase(s), the current reading pins need to be properly connected to avoid

errors in current-sharing and voltage-positioning: CSxP must be connected to the regulated

output voltage while CSxN must be connected to CSxP through the same RG resistor used

for the active phases.

6.6

Pinstrapping configuration

Pinstrapping is used to select different configuration settings.

The pinstrapping must be connected through a divider to the VCC5 pin and to GND.

During startup, the device reads the voltage level on the pinstrapping pins and selects the

right configuration from 32 configurations (5 bitstrappings) for each pinstrapping.

Pinstrapping configuration depends also on:

•

Device status (CPU or DDR mode)

•

Number of phases configured

•

Status of other pinstrappings

Table 7. Phase number programming

Total solution

(multi+single)

Embedded

driver

assignment

(multi+single)

PWM4 /

PHSEL

PWM3 /

SPWM

SWAP(1)

SWAP mode can be enabled/disabled through Config0 pinstrapping (seeSection 6.6.1 and Section 6.6.2).

Jmode(2)

Jmode can be enabled/disabled through Config1 pinstrapping (see Section 6.6.3 and Section 6.6.4).

4 + 1

2 + 1

Driver

OFF

X(3)

Jmode can be enabled/disabled.

4 + 1

3 + 0

3 + 1

2 + 1

GND

OFF

3 + 1

3 + 0

2 + 1

Floating

OFF

MRO(4) (multi-phase rail only)

In MRO the single-phase is disabled.

4 + 0

3 + 0

Driver

Floating

3 + 0

Floating/GND

2 + 0

OFF

L6718TR 데이터시트(PDF) 31 Page - STMicroelectronics

L6718TR 데이터시트(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

데이터시트 다운로드

링크 URL