전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST7DALIF2 데이터시트(PDF) 154 Page - STMicroelectronics

부품명 ST7DALIF2
상세설명  Configurable watchdog timer
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7DALIF2 데이터시트(HTML) 154 Page - STMicroelectronics

Back Button ST7DALIF2 Datasheet HTML 150Page - STMicroelectronics ST7DALIF2 Datasheet HTML 151Page - STMicroelectronics ST7DALIF2 Datasheet HTML 152Page - STMicroelectronics ST7DALIF2 Datasheet HTML 153Page - STMicroelectronics ST7DALIF2 Datasheet HTML 154Page - STMicroelectronics ST7DALIF2 Datasheet HTML 155Page - STMicroelectronics ST7DALIF2 Datasheet HTML 156Page - STMicroelectronics ST7DALIF2 Datasheet HTML 157Page - STMicroelectronics ST7DALIF2 Datasheet HTML 158Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 171 page
background image
Electrical characteristics
ST7DALIF2
154/171
20.11
10-bit ADC characteristics
Subject to general operating condition for VDD, fOSC, and TA unless otherwise specified.
Figure 92.
Typical Application with ADC
Table 89.
ADC characteristics
Symbol
Parameter
Conditions
Min
Typ (1)
1.
Unless otherwise specified, typical data are based on TA=25°C and VDD-VSS=5V. They are given only as
design guidelines and are not tested.
Max
Unit
fADC
ADC clock frequency
4
MHz
VAIN
Conversion voltage range (2)
2.
When VDDA and VSSA pins are not available on the pinout, the ADC refers to VDD and VSS.
VSSA
VDDA
V
RAIN
External input resistor
10 (3)
3.
Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than
10k
Ω). Data based on characterization results, not tested in production.
k
Ω
CADC
Internal sample and hold
capacitor
6pF
tSTAB
Stabilization time after ADC
enable
fCPU=8MHz,
fADC=4MHz
0 (4)
4.
The stabilization time of the AD converter is masked by the first tLOAD. The first conversion after the enable
is then always valid.
μs
tADC
Conversion time
(Sample+Hold)
3.5
- Sample capacitor loading
time
- Hold conversion time
4
10
1/fADC
IADC
Analog Part
1
mA
Digital Part
0.2
AINx
ST72XXX
VDD
IL
±1
μA
VT
0.6V
VT
0.6V
CADC
6pF
VAIN
RAIN
10-Bit A/D
Conversion
CAIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com