ST7MC1K2 datasheet(108/371 Pages) STMICROELECTRONICS

108 / 371 page

Obsolete

Product(s)

- Obsolete

Product(s)

On-chip peripherals

ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto

108/371

A minimum of four falling edges of the CPU clock must occur between two consecutive

active edges of the external clock; thus the external clock frequency must be less than a

quarter of the CPU clock frequency.

Figure 42.

Counter timing diagram, internal clock divided by 2

Figure 43.

Counter timing diagram, internal clock divided by 4

Figure 44.

Counter timing diagram, internal clock divided by 8

Note:

The device is in reset state when the internal reset signal is high, when it is low the device is

running.

CPU clock

FFFD

FFFE

FFFF

0000

0001

0002

0003

Internal reset

Timer clock

Counter register

Timer overflow flag (TOF)

FFFC

FFFD

0000

0001

CPU clock

Internal reset

Timer clock

Counter register

Timer overflow flag (TOF)

CPU clock

Internal reset

Timer clock

Counter register

Timer overflow flag (TOF)

FFFC

FFFD

0000

Obsolete

Product(s)

- Obsolete

Product(s)

ST7MC1K2 데이터시트(PDF) 108 Page - STMicroelectronics

ST7MC1K2 데이터시트(HTML) 108 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL