전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST7MC1K2 데이터시트(PDF) 151 Page - STMicroelectronics

부품명 ST7MC1K2
상세설명  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7MC1K2 데이터시트(HTML) 151 Page - STMicroelectronics

Back Button ST7MC1K2 Datasheet HTML 147Page - STMicroelectronics ST7MC1K2 Datasheet HTML 148Page - STMicroelectronics ST7MC1K2 Datasheet HTML 149Page - STMicroelectronics ST7MC1K2 Datasheet HTML 150Page - STMicroelectronics ST7MC1K2 Datasheet HTML 151Page - STMicroelectronics ST7MC1K2 Datasheet HTML 152Page - STMicroelectronics ST7MC1K2 Datasheet HTML 153Page - STMicroelectronics ST7MC1K2 Datasheet HTML 154Page - STMicroelectronics ST7MC1K2 Datasheet HTML 155Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto
On-chip peripherals
151/371
Even parity
The parity bit is calculated to obtain an even number of ‘1s’ inside the character made of the
7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.
Example: data = 00110101; 4 bits set
≥ parity bit is 0 if even parity is selected (PS bit = 0).
Odd parity
The parity bit is calculated to obtain an odd number of ‘1s’ inside the character made of the
7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.
Example: data = 00110101; 4 bits set
≥ parity bit is 1 if odd parity is selected (PS bit = 1).
Transmission mode
If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted
but is changed by the parity bit.
Reception mode
If the PCE bit is set, the interface checks if the received data byte has an even number of
‘1s’ if even parity is selected (PS = 0) or an odd number of ‘1s’ if odd parity is selected
(PS = 1). If the parity check fails, the PE flag is set in the SCISR register and an interrupt is
generated if PCIE is set in the SCICR1 register.
10.5.6
Low power modes
10.5.7
Interrupts
The SCI interrupt events are connected to the same interrupt vector (see Section 7:
Interrupts).
Table 60.
Effect of low power modes on SCI
Mode
Description
Wait
No effect on SCI.
SCI interrupts cause the device to exit from Wait mode.
Halt
SCI registers are frozen.
In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited.
Table 61.
SCI interrupt control/wake-up capability
Interrupt event
Event
flag
Enable
control bit
Exit from
WAIT
Exit from
HALT
Transmit data register empty
TDRE
TIE
Yes
No
Transmission complete
TC
TCIE
Received data ready to be read
RDRF
RIE
Overrun error or LIN synch error detected
OR/LHE
Idle line detected
IDLE
ILIE
Parity error
PE
PIE
LIN header detection
LHDF
LHIE
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com