ST72321R7-Auto datasheet(198/243 Pages) STMICROELECTRONICS

198 / 243 page

Electrical characteristics

ST72321xx-Auto

198/243

Doc ID 13829 Rev 1

19.5.5

PLL characteristics

The user must take the PLL jitter into account in the application (for example, in serial

communication or sampling of high frequency signals). The PLL jitter is a periodic effect,

which is integrated over several CPU cycles. Therefore, the longer the period of the

application signal, the less it is impacted by the PLL jitter.

Figure 81 shows the PLL jitter integrated on application signals in the range 125 kHz to

4 MHz. At frequencies of less than 125 kHz, the jitter is negligible.

Figure 81.

Integrated PLL jitter versus signal frequency(1)

Measurement conditions: fCPU = 8 MHz

Table 119.

PLL characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fOSC

PLL input frequency range

MHz

 f

CPU/fCPU

Instantaneous PLL jitter(1)

Data based on characterization results

fOSC = 4 MHz

1.0

2.5

fOSC = 2 MHz

2.5

4.0

0.1

0.2

0.3

0.4

0.5

0.6

0.7

0.8

4 MHz

2 MHz

1 MHz

500 kHz

250 kHz

Application Frequency

+/-Jitter (%)

ST72321R7-Auto 데이터시트(PDF) 198 Page - STMicroelectronics

ST72321R7-Auto 데이터시트(HTML) 198 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL