전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72321R7-Auto 데이터시트(PDF) 35 Page - STMicroelectronics

부품명 ST72321R7-Auto
상세설명  PLL for 2x frequency multiplication
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72321R7-Auto 데이터시트(HTML) 35 Page - STMicroelectronics

Back Button ST72321R7-Auto Datasheet HTML 31Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 32Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 33Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 34Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 35Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 36Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 37Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 38Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 243 page
background image
ST72321xx-Auto
Central processing unit (CPU)
Doc ID 13829 Rev 1
35/243
These two bits are set/cleared by hardware when entering in interrupt. The loaded value is
given by the corresponding bits in the interrupt software priority registers (ISPRx). They can
be also set/cleared by software with the RIM, SIM, IRET, HALT, WFI and PUSH/POP
instructions.
See Chapter 7: Interrupts on page 49 for more details.
5.3.5
Stack pointer (SP) register
7
1Z
Zero
This bit is set and cleared by hardware. This bit indicates that the result of the last
arithmetic, logical or data manipulation is zero.
0: The result of the last operation is different from zero.
1: The result of the last operation is zero.
This bit is accessed by the JREQ and JRNE test instructions.
0
C
Carry/borrow
This bit is set and cleared by hardware and software. It indicates an overflow or an
underflow has occurred during the last arithmetic operation.
0: No overflow or underflow has occurred.
1: An overflow or underflow has occurred.
This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC
instructions. It is also affected by the “bit test and branch”, shift and rotate
instructions.
Table 8.
Interrupt management bits
Bit Name
Function
5
I1
Interrupt Software Priority 1
The combination of the I1 and I0 bits gives the current interrupt software priority.
3
I0
Interrupt Software Priority 0
The combination of the I1 and I0 bits gives the current interrupt software priority.
Table 9.
Interrupt software priority selection
Interrupt software priority
Level
I1
I0
Level 0 (main)
Low
High
10
Level 1
01
Level 2
00
Level 3 (= interrupt disable)
1
1
Table 7.
Arithmetic management bits (continued)
Bit Name
Function
SP
Reset value: 01 FFh
15
14
13
12
11
10
9
87654
3210
00
00000
1
SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0
RW
RW
RW
RW
RW
RW
RW
RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com