전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72344S4 데이터시트(PDF) 51 Page - STMicroelectronics

부품명 ST72344S4
상세설명  SCI asynchronous serial interface
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72344S4 데이터시트(HTML) 51 Page - STMicroelectronics

Back Button ST72344S4 Datasheet HTML 47Page - STMicroelectronics ST72344S4 Datasheet HTML 48Page - STMicroelectronics ST72344S4 Datasheet HTML 49Page - STMicroelectronics ST72344S4 Datasheet HTML 50Page - STMicroelectronics ST72344S4 Datasheet HTML 51Page - STMicroelectronics ST72344S4 Datasheet HTML 52Page - STMicroelectronics ST72344S4 Datasheet HTML 53Page - STMicroelectronics ST72344S4 Datasheet HTML 54Page - STMicroelectronics ST72344S4 Datasheet HTML 55Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 247 page
background image
ST72344xx, ST2345xx
Supply, reset and clock management
Doc ID 12321 Rev 6
51/247
7.6.5
Register description
System integrity (SI) control/status register (SICSR)
Reset value: 000x 000x (xxh)
Bit 7 = Reserved, must be kept cleared.
Bit 6 = AVDIE Voltage detector interrupt enable
This bit is set and cleared by software. It enables an interrupt to be generated when the
AVDF flag goes from 0 to 1. The pending interrupt information is automatically cleared
when software enters the AVD interrupt routine.
0: PDVD interrupt disabled
1: PDVD interrupt enabled
Bit 5 = AVDF Voltage Detector flag
This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt
request is generated when the AVDF bit goes from 0 to 1. Refer to Figure 19 and to
Section 7.6.2 for additional details.
0: VDD over VIT+(AVD) threshold
1: VDD under VIT-(AVD) threshold
Bit 4 = LVDRF LVD reset flag
This bit indicates that the last Reset was generated by the LVD block. It is set by
hardware (LVD reset) and cleared by software (writing zero). See WDGRF flag
description for more details. When the LVD is disabled by OPTION BYTE, the LVDRF
bit value is undefined.
Bit 3 = LOCKED PLL Locked Flag
This bit is set and cleared by hardware. It is set automatically when the PLL reaches its
operating frequency.
0: PLL not locked
1: PLL locked
Bits 2:1 = Reserved, must be kept cleared.
Bit 0 = WDGRF Watchdog reset flag
This bit indicates that the last Reset was generated by the Watchdog peripheral. It is
set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD
Reset (to ensure a stable cleared state of the WDGRF flag when CPU starts).
Combined with the LVDRF flag information, the flag description is given by the following
table.
7
0
0
PDVDIE
AVDF
LVDRF
LOCKED
0
0
WDGRF
Read/Write
Table 12.
LVDRF and WDGRF description
Reset sources
LVDRF
WDGRF
External RESET pin
0
0
Watchdog
0
1
LVD
1
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com