| 전자부품 데이터시트 검색엔진 |
|
STM8S005C6 데이터시트(PDF) 63 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S005C6 데이터시트(HTML) 63 Page - STMicroelectronics |
|
63 / 97 page ![]() DocID022186 Rev 4 63/97 STM8S005C6 STM8S005K6 Electrical characteristics 84 9.3.6 I/O port pin characteristics General characteristics Subject to general operating conditions for VDD and TA unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor. Table 36. I/O static characteristics Symbol Parameter Conditions Min Typ Max Unit VIL Input low level voltage VDD = 5 V -0.3 - 0.3 x VDD V VIH Input high level voltage 0.7 x VDD -VDD + 0.3 V V Vhys Hysteresis(1) -700 - mV Rpu Pull-up resistor VDD = 5 V, VIN = VSS 30 55 80 k tR, tF Rise and fall time (10% - 90%) Fast I/Os Load = 50 pF -- 35(2) ns Standard and high sink I/Os Load = 50 pF - - 125(2) ns Ilkg Input leakage current, analog and digital VSS VIN VDD -- ±1(3) µA Ilkg ana Analog input leakage current VSS VIN VDD -- ±250 (3) nA Ilkg(inj) Leakage current in adjacent I/O Injection current ±4 mA - - ±1(3) µA 1. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested in production. 2. Data guaranteed by design, not tested in production. 3. Data based on characterization results, not tested in production. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |