| 전자부품 데이터시트 검색엔진 |
|
STM8SPLNB1 데이터시트(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8SPLNB1 데이터시트(HTML) 25 Page - STMicroelectronics |
|
25 / 44 page ![]() DocID018831 Rev 5 25/44 STM8SPLNB1 Electrical characteristics 43 4.3.4 Reset pin characteristics Subject to general operating conditions for VDD and TA unless otherwise specified. The reset network shown in the following Figure 12. protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the VIL max. level specified in the Table 26.: RESET pin characteristics. Otherwise the reset is not taken into account internally. Figure 12. Recommended reset pin protection Table 26. RESET pin characteristics Symbol Parameter Conditions Min Typ Max Unit VIL(RST) RESET Input low level voltage (1) 1. Data based on characterization results, not tested in production. - -0.3 V 0.3 x VDD V VIH(RST) RESET Input high level voltage (1) - 0.7 x VDD VDD + 0.3 RPU(RST) RESET Pull-up resistor (2) 2. The RPU pull-up equivalent resistor is based on a resistive transistor. -30 55 80 k |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |