| 전자부품 데이터시트 검색엔진 |
|
STM32F302XD 데이터시트(PDF) 116 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F302XD 데이터시트(HTML) 116 Page - STMicroelectronics |
|
116 / 168 page ![]() Electrical characteristics STM32F302xD STM32F302xE 116/168 DocID026900 Rev 4 Output driving current The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed VOL/VOH). In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2: • The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating ΣIVDD (see Table 17). • The sum of the currents sunk by all the I/Os on VSS plus the maximum Run consumption of the MCU sunk on VSS cannot exceed the absolute maximum rating ΣIVSS (see Table 17). Output voltage levels Unless otherwise specified, the parameters given in Table 67 are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in Table 19. All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL compliant. Table 67. Output voltage characteristics Symbol Parameter Conditions Min Max Unit VOL(1) Output low level voltage for an I/O pin CMOS port(2) IIO = +48 mA 2.7 V < VDD < 3.6 V -0.4 V VOH(3) Output high level voltage for an I/O pin VDD–0.4 - VOL (1) Output low level voltage for an I/O pin TTL port(2) IIO = +8 mA 2.7 V < VDD < 3.6 V -0.4 VOH (3) Output high level voltage for an I/O pin 2.4 - VOL(1)(4) Output low level voltage for an I/O pin IIO = +20 mA 2.7 V < VDD < 3.6 V -1.3 VOH(3)(4) Output high level voltage for an I/O pin VDD–1.3 - VOL(1)(4) Output low level voltage for an I/O pin IIO = +6 mA 2 V < VDD < 2.7 V -0.4 VOH(3)(4) Output high level voltage for an I/O pin VDD–0.4 - VOLFM+(4)(4) Output low level voltage for an FTf I/O pin in FM+ mode IIO = +20 mA 2.7 V < VDD < 3.6 V -0.4 1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 17 and the sum of IIO (I/O ports and control pins) must not exceed ΣIIO(PIN). 2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52. 3. The IIO current sourced by the device must always respect the absolute maximum rating specified in Table 17 and the sum of IIO (I/O ports and control pins) must not exceed ΣIIO(PIN). 4. Data based on design simulation. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |