STM32F769AI datasheet(153/255 Pages) STMICROELECTRONICS

153 / 255 page

DocID029041 Rev 4

153/255

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

Electrical characteristics

224

TCLK-POST

Time that the transmitter

continues to send HS clock

after the last associated Data

Lane has transitioned to LP

Mode.

62+52*UI

TCLK-TRAIL

Time that the transmitter drives

the HS-0 state after the last

payload clock bit of an HS

transmission burst.

-60

THS-PREPARE

Time that the transmitter drives

the Data Lane LP-00 Line state

immediately before the HS-0

Line state starting the HS

transmission.

40+4*UI

85+6*UI

THS-PREPARE

THS-ZERO

THS-PREPARE+ Time that the

transmitter drives the HS-0

state prior to transmitting the

Sync sequence.

145+10*UI

THS-TRAIL

Time that the transmitter drives

the flipped differential state

after last payload data bit of a

HS transmission burst.

Max

(n*8*UI,

60+n*4*UI)

THS-EXIT

Time that the transmitter drives

LP-11 following a HS burst.

100

TREOT

30%-85% rise time and fall time

TEOT

Transmitted time interval from

the start of THS-TRAIL or

TCLK-TRAIL, to the start of the

LP-11 state following a HS

burst.

105+

n*12UI

1. Guaranteed based on test during characterization.

Table 52. MIPI D-PHY AC characteristics LP mode and HS/LP

transitions(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

STM32F769AI 데이터시트(PDF) 153 Page - STMicroelectronics

STM32F769AI 데이터시트(HTML) 153 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL