전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DS2148 데이터시트(PDF) 61 Page - Dallas Semiconductor

부품명 DS2148
상세설명  5V E1/T1/J1 Line Interface
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DALLAS [Dallas Semiconductor]
홈페이지  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2148 데이터시트(HTML) 61 Page - Dallas Semiconductor

Back Button DS2148 Datasheet HTML 57Page - Dallas Semiconductor DS2148 Datasheet HTML 58Page - Dallas Semiconductor DS2148 Datasheet HTML 59Page - Dallas Semiconductor DS2148 Datasheet HTML 60Page - Dallas Semiconductor DS2148 Datasheet HTML 61Page - Dallas Semiconductor DS2148 Datasheet HTML 62Page - Dallas Semiconductor DS2148 Datasheet HTML 63Page - Dallas Semiconductor DS2148 Datasheet HTML 64Page - Dallas Semiconductor DS2148 Datasheet HTML 65Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 75 page
background image
DS2148/Q48
61 of 75
11.
DC CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS*
Voltage Range on Any Pin Relative to Ground
-1.0V to +6.0V
Operating Temperature Range for DS2148TN
-40
°C to +85°C
Storage Temperature Range
See J-STD-020A specification
* This is a stress rating only and functional operation of the device at these or any other conditions
beyond those indicated in the operation sections of this specification is not implied. Exposure to
absolute maximum rating conditions for extended periods of time can affect reliability.
RECOMMENDED DC OPERATING CONDITIONS
(-40
°C to +85°C)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Logic 1
VIH
2.0
5.5
V
Logic 0
VIL
–0.3
+0.8
V
Supply for 5V Operation
VDD
4.75
5
5.25
V
1
CAPACITANCE
(TA = +25
°C)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Input Capacitance
CIN
5
pF
Output Capacitance
COUT
7
pF
DC CHARACTERISTICS
(-40
°C to +85°C; VDD = 5.0V ± 5%)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Input Leakage
IIL
–1.0
+1.0
mA
3
Output Leakage
ILO
1.0
mA
4
Output Current (2.4V)
IOH
–1.0
mA
Output Current (0.4V)
IOL
+4.0
mA
Supply Current
IDD
-
95
125
MA
2, 5
NOTES:
1) Applies to VDD.
2) TCLK = MCLK = 2.048MHz.
3) 0.0V < VIN < VDD.
4) Applied to INT* when 3-stated.
5) Power dissipation with TTIP and TRING driving a 30
W load, for an all one’s data density.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com