 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STA321MPL1 데이터시트(PDF) 48 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA321MPL1 데이터시트(HTML) 48 Page - STMicroelectronics |
|
|
48 / 80 page  Registers STA321MPL1 48/80 DocID029389 Rev 1 5.2.52 Channel 7 and 8 output timing (0x36) The centering of the individual channel PWM output periods can be adjusted by the output timing registers. The PWM slot settings can be chosen to ensure that pulse transitions do not occur at the same time on different channels using the same power device. There are 8 possible settings, the appropriate setting varies based on the application and connections to the FFX power devices. 5.2.53 Coefficient address register 1 (0x3B) 5.2.54 Coefficient address register 2 (0x3C) 5.2.55 Coefficient b1 data register, bits 23:16 (0x3D) D7 D6 D5 D4 D3 D2 D1 D0 C8OT2 C8OT1 C8OT0 C7OT2 C7OT1 C7OT0 11 1 0 11 CnOT[2:0] PWM slot 000 1 001 2 010 3 011 4 100 5 101 6 110 7 111 8 D7 D6 D5 D4 D3 D2 D1 D0 CFA9 CFA8 00 D7 D6 D5 D4 D3 D2 D1 D0 CFA7 CFA6 CFA5 CFA4 CFA3 CFA2 CFA1 CFA0 00 000 00 0 D7 D6 D5 D4 D3 D2 D1 D0 C1B23 C1B22 C1B21 C1B20 C1B19 C1B18 C1B17 C1B16 00 000 00 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
