전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

EPC635 데이터시트(PDF) 44 Page - Espros Photonics corp

부품명 EPC635
상세설명  3D TOF Imager 160 x 60 Pixel
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  EPC [Espros Photonics corp]
홈페이지  http://www.espros.ch
Logo EPC - Espros Photonics corp

EPC635 데이터시트(HTML) 44 Page - Espros Photonics corp

Back Button EPC635 Datasheet HTML 40Page - Espros Photonics corp EPC635 Datasheet HTML 41Page - Espros Photonics corp EPC635 Datasheet HTML 42Page - Espros Photonics corp EPC635 Datasheet HTML 43Page - Espros Photonics corp EPC635 Datasheet HTML 44Page - Espros Photonics corp EPC635 Datasheet HTML 45Page - Espros Photonics corp EPC635 Datasheet HTML 46Page - Espros Photonics corp EPC635 Datasheet HTML 47Page - Espros Photonics corp EPC635 Datasheet HTML 48Page - Espros Photonics corp Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 97 page
background image
Con...
Dat...
Frames
SHUTTER
Continuous clock: DCLK is running all the time
VSYNC
HSYNC
DCLK
Blanking
Valid data
Blanking
Conversion even
R65
Data out
R65
Conversion odd
R65
Conversion even
R64
Conversion odd
R64
Integration
Init
DATA[7:0] & SAT
1st DCS frame of the measurement cycle
Processing
t
SHUTTER
t
INT
t
PROC
t
CONV
t
HSYNC
t
SHUTTER_lag
Figure 42: Frame timing: Start 1st DCS frame (DCLK: 20MHz)
Note:
To avoid readout rollover when using slower DCLKs e.g. DCLK < 5MHz with default ROI, pixel_seq_wait_row_done_en must be enabled
(refer to chapter 8.7.7). It stretches HSYNC for slower TCMI interfaces. It causes a reduced DCS frame rate due to additional 2µs per ADC
conversion (tconv + 2µs).
Con...
Dat...
Frames
SHUTTER
Continuous clock: DCLK is running all the time
VSYNC
HSYNC
DCLK
Blanking
Valid data
Blanking
Conversion even
R65
Data out
R65 1st
Conversion odd
R65
Data out
R65 2nd
Conversion even
R64
Conversion odd
R64
Data out
R6 1st
Data out
R6 2nd
Conversion odd
R6
DATA[7:0] & SAT
SHUTTER can be kept always “high” or to be applied during last data out for having maximum frame rate
nth DCS frame
next DCS frame
Integration
Init
Processing
Con...
Processing
t
HSYNC_lag
t
VSYNC_lag
t
VSYNC
t
FRAME_continuously
Figure 43: Frame timing: Inter frame timing, end of frame and start next frame (DCLK: 20MHz)
© 2017 ESPROS Photonics Corporation
Characteristics subject to change without notice
44 / 97
Datasheet_epc635-V1.02
www.espros.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com