 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
HT66F4530 데이터시트(PDF) 31 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT66F4530 데이터시트(HTML) 31 Page - Holtek Semiconductor Inc |
|
|
31 / 224 page  Rev. 1.00 30 De�e��e� �1� �01� Rev. 1.00 31 De�e��e� �1� �01� HT66F4530/HT66F4540/HT66F4550 A/D Flash MCU with Dual Operational Amplifiers HT66F4530/HT66F4540/HT66F4550 A/D Flash MCU with Dual Operational Amplifiers System Architecture Akeyfactorinthehigh-performancefeaturesoftheHoltekrangeofmicrocontrollersisattributed totheirinternalsystemarchitecture.Therangeofthesedevicestakeadvantageoftheusual featuresfoundwithinRISCmicrocontrollersprovidingincreasedspeedofoperationandenhanced performance.Thepipeliningschemeisimplementedinsuchawaythatinstructionfetchingand instructionexecutionareoverlapped,henceinstructionsareeffectivelyexecutedinoneortwocycles formostofthestandardorextendedinstructionsrespectively.Theexceptionstothisarebranchor callinstructionswhichneedonemorecycle.An8-bitwideALUisusedinpracticallyallinstruction setoperations,whichcarriesoutarithmeticoperations,logicoperations,rotation,increment, decrement,branchdecisions,etc.Theinternaldatapathissimplifiedbymovingdatathroughthe AccumulatorandtheALU.CertaininternalregistersareimplementedintheDataMemoryand canbedirectlyorindirectlyaddressed.Thesimpleaddressingmethodsoftheseregistersalong withadditionalarchitecturalfeaturesensurethataminimumofexternalcomponentsisrequired toprovideafunctionalI/OandA/Dcontrolsystemwithmaximumreliabilityandflexibility.This makesthesedevicessuitableforlow-cost,high-volumeproductionforcontrollerapplications. Clocking and Pipelining Themainsystemclock,derivedfromeitheraHXT,LXT,HIRCorLIRCoscillatorissubdivided intofourinternallygeneratednon-overlappingclocks,T1~T4.TheProgramCounterisincremented atthebeginningoftheT1clockduringwhichtimeanewinstructionisfetched.Theremaining T2~T4clockscarryoutthedecodingandexecutionfunctions.Inthisway,oneT1~T4clock cycleformsoneinstructioncycle.Althoughthefetchingandexecutionofinstructionstakesplace inconsecutiveinstructioncycles,thepipeliningstructureofthemicrocontrollerensuresthat instructionsareeffectivelyexecutedinoneinstructioncycle.Theexceptiontothisareinstructions wherethecontentsoftheProgramCounterarechanged,suchassubroutinecallsorjumps,inwhich casetheinstructionwilltakeonemoreinstructioncycletoexecute. Fet�h Inst. (PC+�) Exe�ute Inst. (PC+1) Os�illato� Clo�k (Syste� Clo�k) Phase Clo�k T1 Phase Clo�k T� Phase Clo�k T3 Phase Clo�k T4 P�og�a� Counte� Pipelining PC PC+1 PC+� Fet�h Inst. (PC+1) Exe�ute Inst. (PC) Exe�ute Inst. (PC-1) Fet�h Inst. (PC) System Clocking and Pipelining Forinstructionsinvolvingbranches,suchasjumporcallinstructions,twomachinecyclesare requiredtocompleteinstructionexecution.Anextracycleisrequiredastheprogramtakesone cycletofirstobtaintheactualjumporcalladdressandthenanothercycletoactuallyexecutethe branch.Therequirementforthisextracycleshouldbetakenintoaccountbyprogrammersintiming sensitiveapplications. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
