CS43130 datasheet(21/137 Pages) CIRRUS

21 / 137 page

DS1073F1

CS43130

3 Characteristics and Specifications

Other DC filter characteristics

FILT+ voltage

—

–0.35

—

FILT– voltage

—

0.35

—

HP output current limiter on threshold.

—

120

160

VD power-on

reset threshold

(VPOR)

Down

—

1.15

0.950

—

Table 3-17. Power Consumption

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43130 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground;

performance data taken with VA = VCP = VD = VL = 1.8 V; VP = 3.6 V; TA = +25°C; ASP_SPRATE = 0001(44.1-kHz mode); MCLK_INT= 1

(22.5792 MHz); MCLK_SRC_SEL = 00; all other fields are set to defaults; no signal on any input; control port inactive; all serial ports are set to Slave or

Master Mode as indicated, input clock/data are held low unless active; test load is RL = 32  and CL = 1 nF for HPOUTx; measured values include currents

consumed by the DAC and do not include current delivered to external loads unless specified otherwise (e.g., from HPOUTx outputs); see Fig. 2-1.

Use Cases

Typical Current (µA)

Total

Power

(µW)

POUT

iVCP

iVA

iVD

iVL

iVP

1Off 1

1.Off configuration: Clock/data lines held low; RESET = LOW; VA = VD = VL = 0 V, VCP = 0 V, VP = 3.6 V.

—0

Standby 2

2.Standby configuration: Clock/data lines held low; RESET = HIGH; VA = VD = VL = 1.8 V, VCP = 1.8 V, VP = 3.6 V; HP_DETECT_CTRL = 11 (enabled);

HPDETECT_PLUG_INT_MASK=0 (unmasked); PDN_XTAL = 1, MCLK_SRC_SEL = 10 (RCO selected as MCLK source).

HPDETECT enabled

—

256

576

3 A Playback

External MCLK = 22.5792 MHz, I2S/DoP

Stereo HPOUT

Quiescent 3

3.Quiescent configuration: data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V. Serial port, I2S/DoP Mode (ASP and

SDIN, ASP_M/Sb = 0); PDN_XTAL = 1.

4021

7302

1444

23167

0.1mW

12363

7862

2004

40199

Alternate HP path stereo HPIN enabled 4

4.Quiescent configuration: PDN_XTAL = 1; MCLK_SRC_SEL = 10 (RCO selected as MCLK source); alternate headphone path (PDN_HP = 1, HPOUT_

CLAMP = 1, HP_IN_EN = 1); data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V.

Quiescent

209

110

393

1524

Table 3-18. Serial-Port Interface Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43130 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground;

parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL =

1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; TA = +25°C; CL = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at VOL and VOH thresholds

(see Table 3-11).

Parameters 1,2,3,4,5

1.MCLK in this table refers to the external clock supplied to the MCLK pin (MCLKEXT).

2.Output clock frequencies follow the master clock (MCLKEXT) frequency proportionally. Any deviation of the clock source from the nominal supported

rates are directly imparted to the output clock rate by the same factor (e.g., +100-ppm offset in the frequency of MCLKEXT becomes a +100-ppm

offset in LRCK/FSYNC and SCLK).

Symbol

Minimum

Typical

Maximum

Units

FSYNC frame rate

(See

Section 4.9.5)

kHz

FSYNC high period 6

tHI:FSYNC

1/fSCLK

—

(n–1)/fSCLK

Master

Mode

FSYNC duty cycle

xSP_5050 = 1

—

FSYNC delay time after SCLK launching edge 7

tD:CLK–FSYNC

——20

SCLK frequency

fSCLK

——

fMCLK_INT

MHz

SCLK high period 8

tHI:SCLK

1/(2•fSCLK) –

1/fMCLK_INT

—1/(2•fSCLK) +

1/fMCLK_INT

SDIN setup time before SCLK latching edge 7

tSU:SDI

—

SDIN hold time after SCLK latching edge 7

tH:SDI

5—

—

Slave

Mode

FSYNC setup time before SCLK latching edge 7

tSU:FSYNC

—

FSYNC hold time after SCLK latching edge 7

tH:FSYNC

5—

—

SCLK frequency

fSCLK

——

24.58

MHz

SCLK high period

tHI:SCLK

—

SCLK low period

tLO:SCLK

—

SDIN setup time before SCLK latching edge 9

tSU:SDI

—

SDIN hold time after SCLK latching edge 7

tH:SDI

5—

—

Table 3-16. DC Characteristics (Cont.)

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; GNDD = GNDA = GNDCP = 0 V; all voltages with respect to ground.

Parameters

Minimum

Typical

Maximum Units

CS43130 데이터시트(PDF) 21 Page - Cirrus Logic

CS43130 데이터시트(HTML) 21 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL