WM8803CDTSLASHV datasheet(11/45 Pages) WOLFSON

11 / 45 page

Product Preview

WM8803

PP Rev 1.1 September 2003

CLOCKS

PLL (LPF)

The WM8803 includes a VCO (voltage controlled oscillator) that can synchronize with data

corresponding to sampling frequencies from 30k to 195kHz.

The locking frequency is selected by setting PLLCK[1:0].

The VCO circuit can be stopped by setting PLLOPR.

The range of input data that can be received depends upon the settings of the PLLCK[1:0].

The (512/2)fs entry for the PLLCK[1:0] = “11” in Table 3 is a state where the PLL itself is

synchronized with the 512fs clock, but the clock signal output from CLKOUT is a frequency 1/2 that

of the PLL locked frequency i.e.256fs. This (512/2)fs lock frequency has the same functions as the

256fs setting from CLKOUT and can be convenient for certain applications. Refer to the output

clocks section for details.

It is recommended that the 256fs setting of PLLCK[1:0] = “00” is used to reduce the system power

consumption, especially in portable equipment.

For best performance, it is recommended that the 512fs setting of PLLCK[1:0] = “10” or the (512/2)fs

of PLLCK[1:0] = “11” is used.

PLLCK1

PLLCK0

PLL LOCK FREQUENCY

INPUT DATA RECEPTION RANGE

256fs

30k to 195kHz

384fs

30k to 108kHz

512fs

30k to 108kHz

(512/2)fs

30k to 108kHz

Table 3 Input Data Reception Ranges by PLL Lock Frequency Setting

The LPF is the PLL loop filter connection. Use capacitor and resistor components of the

recommended values as listed in the table below according to the PLLCK[1:0] settings used.

PLLCK1

PLLCK0

150Ω

0.047µF

0.0068µF

150Ω

0.068µF

0.0047µF

Table 4 Loop Filter Component Values

LPF

Figure 4 Loop Filter Structure

WM8803CDT/V 데이터시트(PDF) 11 Page - Wolfson Microelectronics plc

WM8803CDT/V 데이터시트(HTML) 11 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

데이터시트 다운로드

링크 URL